# LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver 

## General Description

The MAX9160 125MHz, 14-port LVTTL/LVCMOS clock driver repeats the selected LVDS or LVTTL/LVCMOS input on two output banks. Each bank consists of seven LVTTL/LVCMOS series terminated outputs and a bank enable. The LVDS input has a fail-safe function. The MAX9160 has a propagation delay that can be adjusted using an external resistor to set the bias current for an internal delay cell. The LVTTL/LVCMOS outputs feature 200ps maximum output-to-output skew and $\pm 100$ ps maximum added peak-to-peak jitter.
The MAX9160 is designed to operate with a 3.3 V supply voltage over the extended temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. This device is available in 28-pin exposed- and nonexposed-pad TSSOP and 32-lead $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN packages.

|  | Applications |
| :--- | :--- |
| Cellular Base Stations | Digital Cross-Connects |
| Servers | DSLAMs |
| Add/Drop Multiplexers | Networking Equipment |

Typical Application Circuit and Functional Diagram appear at end of data sheet.

Pin Configurations


- LVDS or LVTTL/LVCMOS Input Selection
- LVDS Input Fail-Safe Sets Outputs High for Open, Undriven Short, or Undriven Parallel Termination
- Two Output Banks with Separate Bank Enables
- Integrated Output Series Termination for $60 \Omega$ Lines
- 200ps (max) Output-to-Output Skew
- $\pm 100 p s$ (max) Peak-to-Peak Added Output Jitter
- 42\% to 58\% Output Duty Cycle at 125MHz
- Guaranteed 125MHz Operating Frequency
- LVDS Input Is High Impedance with Vcc = OV or Open (Hot Swappable)
- 28-Pin Exposed- and Nonexposed-Pad TSSOP or 32-Lead QFN Packages
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature
- 3.0V to 3.6 V Supply Voltage

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9160EUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP |
| MAX9160AEUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP-EP** |
| MAX9160EGJ* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 QFN-EP |

*Future product-contact factory for availability.
**Exposed pad.
Function Table

| EN | SEL | SE_IN | VID | OUT |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | X | H |
| H | H | $\begin{aligned} & \text { L or } \\ & \text { open } \end{aligned}$ | X | L |
| H | $\begin{aligned} & \text { L or } \\ & \text { open } \end{aligned}$ | X | $\geq+50 \mathrm{mV}$ | H |
| H | L or open | X | $\leq-50 \mathrm{mV}$ | L |
| H | L or open | X | Open, undriven short, or undriven parallel termination | H |
| L or Open | X | X | X | L |

$$
\begin{array}{ll}
V_{I D}=V_{I N+}-V_{I N}- & L=\text { low logic level } \\
H=\text { high logic level } & X=\text { don't care }
\end{array}
$$

## LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver

## ABSOLUTE MAXIMUM RATINGS

| $V_{C C}$ to GND | 4V |
| :---: | :---: |
| IN+, IN- to GND | -0.3V to +4V |
| SE_IN, EN, SEL | $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Output Short-Cir | .Continuous |
| Continuous Pow |  |
| 28-Pin TSSOP | ... 1024 mW |
| 28-Pin TSSOP | C) .. 1904 mW |
| 32-Pin QFN (d | .....1704mV |

Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
ESD Protection
Human Body Model (IN+, IN-) ...................................... $\pm 16 \mathrm{kV}$
Human Body Model (SE_IN) ........................................... $\pm 8 \mathrm{kV}$
Soldering Temperature (10s) ........................................... $300^{\circ} \mathrm{C}$

Note 1: Short one output at a time. Do not exceed the absolute maximum junction temperature.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$(\mathrm{V} C \mathrm{C}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{RSET}=12 \mathrm{k} \Omega \pm 1 \%$, differential input voltage IV ID $=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=I \mathrm{~V}_{I D} / 2 \mathrm{I}$ to $2.4 \mathrm{~V}-\mathrm{IV} \operatorname{ID} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{IV} \operatorname{ID}=0.2 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Notes 2,3$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINGLE-ENDED INPUTS (SE_IN, ENA, ENB, SEL) |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  | VCC | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | GND |  | 0.8 | V |
| Input Clamp Voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\mathrm{ICL}=-18 \mathrm{~mA}$ | -1.5 | -0.85 |  | V |
| Input Current | IIN | $\mathrm{V}_{\text {IN }}$ = high or low | -20 |  | +20 | $\mu \mathrm{A}$ |
| SE_IN Capacitance (Note 4) | CIN | SE_IN to GND |  |  | 6.1 | pF |

## LVDS INPUT (IN+, IN-)

| Differential Input High Threshold | $V_{\text {TH }}$ |  |  | 50 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ |  | -50 |  | mV |
| Input Current | IIN+, IIN- | $0.05 \mathrm{~V} \leq \mathrm{IV}$ IDI $\leq 0.6 \mathrm{~V}$ | -15 | +15 | $\mu \mathrm{A}$ |
|  |  | $0.6 \mathrm{~V}<\mathrm{IV}$ IDI $\leq 1.2 \mathrm{~V}$ | -20 | +20 |  |
| Power-Off Input Current | $1 \mathrm{~N}+$ (off) IIN-(off) | $0.05 \mathrm{~V} \leq \mathrm{V}_{\text {ID }} \leq 0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ or open | -15 | +15 | $\mu \mathrm{A}$ |
|  |  | 0.6 V < IVIDI $\leq 1.2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=0 \mathrm{~V}$ or open | -20 | +20 |  |
| Input Resistor 1 | RIN1 | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ or OV, Figure 1 | 51 | 100 | $\mathrm{k} \Omega$ |
| Input Resistor 2 | RIN2 | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$ or 0 V , Figure 1 | 200 | 341 | $\mathrm{k} \Omega$ |
| Input Capacitance (Note 4) | CIN | IN+ or IN- to GND |  | 6.0 | pF |

OUTPUTS (OUT_)

| Output Short-Circuit Current (Note 1) | Ios | SEL = high, SE_IN = high, VOUT = OV |  | -115 | -30 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SEL = low, $\mathrm{V}_{\text {ID }}=100 \mathrm{~m}$ | VOUT $=0 \mathrm{~V}$ |  |  |  |
| Output Capacitance (Note 4) | Co | OUT_ to GND |  |  | 9 | pF |
| Output High Voltage | VOH | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.2 \end{gathered}$ |  | V |
|  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 2.4 |  |  |
|  |  | $\mathrm{IOH}=-8 \mathrm{~mA}$ |  | 2.1 |  |  |
| Fail-Safe Output High Voltage | Vohfs | SEL = low, inputs open, undriven short, or undriven parallel terminated | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 0.2 \\ \hline \end{gathered}$ |  | V |
|  |  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 |  |  |
|  |  |  | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.1 |  |  |

# LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver 

## DC ELECTRICAL CHARACTERISTICS (continued)

$(\mathrm{VCC}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{RSET}=12 \mathrm{k} \Omega \pm 1 \%$, differential input voltage IV ID $=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\mathrm{I} \mathrm{V}_{\mathrm{ID}} / 2 \mathrm{I}$ to $2.4 \mathrm{~V}-\mathrm{I} \mathrm{V}_{\mathrm{ID}} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=3.3 \mathrm{~V}$, $\mathrm{IV} \operatorname{ID}=0.2 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | VoL | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
|  |  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.4 |  |
|  |  | $\mathrm{lOL}=8 \mathrm{~mA}$ |  | 0.8 |  |
| Supply Current | IcC | SEL = high, SE_IN = high or low, no load |  | 15 | $\mu \mathrm{A}$ |
|  |  | SEL = low, VID $=-100 \mathrm{mV}$ or 100 mV , no load | 7.0 | 10 | mA |
| Output Series Resistance (Note 5) | RS | Output switched high, V V ( $=1.65 \mathrm{~V}$ | 72 |  | $\Omega$ |
|  |  | Output switched low, VOUT $=1.65 \mathrm{~V}$ | 61 |  |  |

## AC ELECTRICAL CHARACTERISTICS

(VCC $=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{CL}=20 \mathrm{pF}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{SEL}=$ high or low, $\mathrm{RSET}=12 \mathrm{k} \Omega \pm 1 \%$, differential input voltage IV ID $=0.15 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\mathrm{IV} \mathrm{ID} / 2 \mathrm{I}$ to $2.4 \mathrm{~V}-\mathrm{I} \mathrm{V}_{\mathrm{ID}} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \operatorname{IV} \mathrm{~V} \mathrm{I}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 6, 7, 8)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Time | tR | Figures 2 and 3 |  | 1.4 |  | 2.95 | ns |
| Fall Time | tF |  |  | 1.4 |  | 2.95 | ns |
| Low-to-High Propagation Delay IN+, IN- to OUT_ | tPLH1 | SEL = low | RSET $=12 \mathrm{k} \Omega$ | 5.3 | 6.5 | 8.0 | ns |
|  |  |  | RSET = open | 4.9 |  | 9.0 |  |
| High-to-Low Propagation Delay IN+, IN- to OUT_ | tPHL1 | SEL = low | RSET $=12 \mathrm{k} \Omega$ | 5.3 | 6.4 | 8.0 | ns |
|  |  |  | RSET = open | 4.9 |  | 9.0 |  |
| Low-to-High Propagation Delay SE_IN to OUT_ | tPLH2 | SEL = high |  | 2.2 | 2.9 | 3.8 | ns |
| High-to-Low Propagation Delay SE_IN to OUT_ | tPHL2 | SEL = high |  | 2.2 | 3.1 | 3.8 | ns |
| Added Peak-to-Peak Output Jitter | tJ | 100 mV peak-to-peak supply noise at $200 \mathrm{kHz}, 3.3 \mathrm{~V}$ supply |  |  |  | 100 | ps |
| Output Duty Cycle | ODC | $\mathrm{fIN}^{\text {I }}$ = 125 MHz |  | 42 |  | 58 | \% |
|  |  | $\mathrm{f} / \mathrm{N}=35 \mathrm{MHz}$ |  | 48.75 |  | 51.25 |  |
| Output-to-Output Skew (Note 9) | tSKOO |  |  |  |  | 200 | ps |
| Part-to-Part Skew (Note 10) | tSKPP1 | SE_IN to OUT_, SEL = high |  |  |  | 0.9 | ns |
|  |  | IN+, IN- to OUT_, SEL = low |  |  |  | 2.2 |  |
| Part-to-Part Skew (Note 11) | tSKPP2 | SE_IN to OUT_, SEL = high |  |  |  | 1.6 | ns |
|  |  | IN+, IN- to OUT_, SEL = low |  |  |  | 2.7 |  |
| Maximum Switching Frequency (Note 12) | $f_{\text {max }}$ |  |  | 125 |  |  | MHz |

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}, \mathrm{V}_{\mathrm{TL}}$, and $\mathrm{V}_{\text {ID }}$.
Note 3: Parameter limits over temperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

# LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver 

## AC ELECTRICAL CHARACTERISTICS (continued)

(VCC $=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{CL}=20 \mathrm{pF}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{SEL}=$ high or low, $\mathrm{RSET}=12 \mathrm{k} \Omega \pm 1 \%$, differential input voltage $\mathrm{IV} \mathrm{IDI}=0.15 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\mathrm{IV} \operatorname{VD} / 2 \mathrm{I}$ to $2.4 \mathrm{~V}-\mathrm{IV} / \mathrm{D} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{IV} \mathrm{IDI}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Notes $6,7,8)$

Note 4: Guaranteed by design and characterization.
Note 5: Total of driver output resistance and integrated series resistor
Note 6: AC parameters are guaranteed by design and characterization and are not production tested. Limits are set at $\pm 6$ sigma.
Note 7: $C_{L}$ includes scope probe and test jig capacitance.
Note 8: Pulse generator conditions for SE $\mathbb{I N}$ input: frequency $=125 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{ZO}=50 \Omega, \mathrm{tR}=1.2 \mathrm{~ns}$, and $\mathrm{tF}=1.2 \mathrm{~ns}(20 \%$ to $80 \%$ ), $\mathrm{VOH}_{\mathrm{OH}}=\mathrm{VCC}_{\mathrm{C}}, \mathrm{VOL}_{\mathrm{O}}=\mathrm{OV}$. Pulse generator conditions for $\mathrm{IN}+$, IN-input: frequency $=125 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{ZO}=$ $50 \Omega$, $t_{R}=1 \mathrm{~ns}$, and $\mathrm{t}_{\mathrm{F}}=1 \mathrm{~ns}(20 \%$ to $80 \%) . V_{I D}, V_{C M}$ as specified in AC Electrical Characteristics general conditions.
Note 9: Measured between outputs with identical loads at $\mathrm{V}_{\mathrm{CC}} / 2$ for a same-edge transition.
Note 10: tSKPP. 1 is the greatest difference in propagation delay between different parts operating under identical conditions within rated conditions
Note 11: t SKPP2 is the greatest difference in propagation delay between different parts operating within rated conditions.
Note 12: All AC specifications met at $\mathrm{f}_{\mathrm{MAX}}$.
(MAX9160 with RSET $=12 \mathrm{k} \Omega \pm 1 \%, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{CL}=20 \mathrm{pF}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.2, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{f}_{\mathrm{I}} \mathrm{N}=125 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver 

Typical Operating Characteristics (continued)
(MAX9160 with RSET $=12 \mathrm{k} \Omega \pm 1 \%, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{CL}=20 \mathrm{pF}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.2, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}=125 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver

## Typical Operating Characteristics (continued)

(MAX9160 with RSET $=12 \mathrm{k} \Omega \pm 1 \%, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{CL}=20 \mathrm{pF}, \mathrm{ENA}=\mathrm{ENB}=$ high, $\mathrm{IV}_{\mathrm{ID}} \mathrm{I}=0.2, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{f} / \mathrm{N}=125 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



OUTPUT JITTER vs. 200kHz SUPPLY NOISE AMPLITUDE


Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| QFN | TSSOP |  |  |
| 1 | 4 | SEL | LVCMOS/LVTTL Level Logic Input. SEL = high selects SE_IN. SEL = low or open selects $\operatorname{IN}+$, $\operatorname{IN}$-. SEL is pulled to GND by an internal resistor. |
| 2 | 5 | SE_IN | LVCMOS/LVTTL Level Input. SE_IN is pulled to GND by an internal resistor. |
| $\begin{gathered} 3,12,16, \\ 22.29 \end{gathered}$ | 6, 17, 23 | $V_{C C}$ | Positive Supply Voltage. Bypass with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors to ground. |
| $\begin{gathered} 4,7,13, \\ 19,25,28 \end{gathered}$ | 7, 10, 20, 26 | GND | Ground |
| 5 | 8 | $\mathrm{IN}+$ | Noninverting Input of Differential Input |
| 6 | 9 | IN- | Inverting Input of Differential Input |
| 8 | 11 | RSET | Connect a $12 \mathrm{k} \Omega \pm 1 \%$ resistor to ground to decrease the minimum to maximum $\mathrm{IN}+$, IN- to OUT_ propagation delay. |
| 9 | 12 | ENB | LVCMOS/LVTTL Level Logic Input. When ENB = high, outputs OUTB_ are enabled and follow the selected input. When ENB = low or open, outputs OUTB_ are driven low. ENB is pulled to GND by an internal resistor. |
| $\begin{gathered} 10,11,14,15 \\ 17,18,20 \end{gathered}$ | $\begin{gathered} 13-16,18 \\ 19,21 \end{gathered}$ | OUTB_ | Bank B LVCMOS/LVTTL Outputs |

# LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver 

Pin Description (continued)

| PIN |  | NAME | FUNCTION |  |
| :---: | :---: | :---: | :--- | :---: |
| QFN | TSSOP |  |  |  |
| $21,23,24,26$, <br> $27,30,31$ | $1,2,22,24,25$, <br> 27,28 | OUTA | Bank A LVCMOS/LVTTL Outputs |  |
| 32 | 3 | ENA | LVCMOS/LVTTL Level Logic Input. When ENA $=$ high, outputs OUTA_ are <br> enabled and follow the selected input. When ENA $=$ low or open, outputs <br> OUTA_ are driven low. ENA is pulled to GND by an internal resistor. |  |
| EP* |  | Exposed <br> Pad | Solder to PC board |  |

*MAX9160EGJ and MAX9160AEUI.


Figure 1. Fail-Safe Input Circuit

## Detailed Description

The MAX9160 125MHz, 14-port LVTTL/LVCMOS clock driver repeats the selected LVDS or LVTTL/LVCMOS input on two output banks. Each bank consists of seven LVTTL/LVCMOS series terminated outputs and a bank enable. The LVDS input has a fail-safe function. The MAX9160 has a propagation delay that can be adjusted using an external resistor to set the bias current for an internal delay cell. The LVTTL/LVCMOS outputs feature 200ps maximum output-to-output skew and $\pm 100$ ps maximum added peak-to-peak jitter.
The MAX9160 is designed to operate with a 3.3 V supply voltage over the extended temperature range of


Figure 2. Output Load
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. This device is available in 28-pin exposed and nonexposed pad TSSOP and 32-lead $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN packages.

Fail-Safe
A fail-safe circuit on the MAX9160 sets enabled outputs high when the LVDS input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the LVDS input is selected and undriven, noise may cause the enabled outputs to switch. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when a driver output is in high impedance. A shorted input can occur because of a cable failure.
When the MAX9160 LVDS input is driven with a differential signal with a common-mode voltage between $\mathrm{IV} \operatorname{ID} / 2 \mathrm{I}$ and $2.4 \mathrm{~V}-\mathrm{I} \mathrm{V}_{\mathrm{ID}} / 21$, the fail-safe circuit is not activated. If the input is open, undriven and shorted, or undriven and parallel terminated, an internal resistor in the fail-safe circuit pulls both of the LVDS inputs above VCC -0.3 V , activating the fail-safe circuit and forcing the output high (Figure 1).

LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver


Figure 3. Transition Time and Propagation Delay Timing Diagram

Propagation Delay and RSET
The MAX9160 delay can be adjusted by connecting a resistor from RSET to ground. See Typical Operating Characteristics for a graph of delay vs. RSET.

## Output Enables

Each bank of seven LVTTL/LVCMOS drivers is controlled by an output enable. Outputs follow the selected input when $E N_{-}$is high. Outputs are low (not high impedance) when EN_ = low.

Power Dissipation and Package Type
Power dissipation at high switching frequencies may exceed the power dissipation capacity of the standard TSSOP package (see the Supply Current vs. Frequency graph in the Typical Operating Characteristics). An EP version of the TSSOP package is available that dissipates higher power. Also, a space-saving QFN package with EP is available. The EP must be soldered to the PC board.

## Supply Bypassing

Bypass each supply pin with high-frequency surfacemount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, with the smaller value capacitor closest to the device.

## Board Layout

A four-layer PC board that provides separate power, ground, input, and output signals is recommended. Keep input and output signals separated to prevent coupling.

Chip Information
TRANSISTOR COUNT: 756
PROCESS: CMOS

LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver

Functional Diagram


LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver Typical Application Circuit


Pin Configurations (continued)


## LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

## NOTES

1. DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM (. 012 INCHES MAXIMUM)
2. DIMENSIONING \& TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
3. $N$ IS THE NUMBER OF TERMINALS

Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION \&
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
5. PACKAGE BY USING INDENTATION MARK OR INK/ LASER MARKED.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. PACKAGE WARPAGE MAX 0.05 mm .
9. APPLIED FOR EXPOSED PAD AND TERMINALS.

EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.

| , | COMMON DIMENSIONS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ${ }_{0}$ |  |  |  |  |
| A | 0.80 | 0.90 | 1.00 |  |
| A1 | 0.00 | 0.01 | 0.05 |  |
| A2 | 0.00 | 0.65 | 1.00 |  |
| A3 |  | 20 R |  |  |
| D |  | 00 B |  |  |
| D1 |  | 75 |  |  |
| E |  | O0 B |  |  |
| E1 |  | 75 B |  |  |
| $\theta$ | $0^{\circ}$ | - | $12^{\circ}$ |  |
| P | 0 |  | 0.60 |  |
| D2 | 1.25 | - | 3.25 |  |
| E2 | 1.25 | - | 3.25 |  |

10. MEETS JEDEC MO220.
11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) and to saw singulation (straight sides) QFN styles.


# LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


