

# EFR32xG12 Wireless Gecko Reference Manual




The Wireless Gecko portfolio of SoCs (EFR32) include Mighty Gecko (EFR32MG12), Blue Gecko (EFR32BG12), and Flex Gecko (EFR32FG12) families. With support for Zigbee<sup>®</sup>, Thread, Bluetooth Low Energy (BLE) and proprietary protocols, the Wireless Gecko portfolio is ideal for enabling energy-friendly wireless networking for IoT devices.

The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable high-power amplifier, an integrated balun and no-compromise MCU features.

#### **KEY FEATURES**

- 32-bit ARM® Cortex-M4 core with 40 MHz maximum operating frequency
- Scalable Memory and Radio configuration options available in several footprint compatible QFN packages
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator and Random Number Generator
- Integrated balun for 2.4 GHz and integrated PA with up to 19.5 dBm transmit power for 2.4 GHz and 20 dBm transmit power for Sub-GHz radios
- · Integrated DC-DC with RF noise mitigation



# **Table of Contents**

1.	About This Document																		28
	1.1 Introduction																		.28
	1.2 Conventions																		.28
	1.3 Related Documentation																		.29
2.	System Overview																		30
	2.1 Introduction																		
	2.2 Block Diagrams																		
	2.3 MCU Features Overview																		
	2.4 Oscillators and Clocks																		
	2.5 RF Frequency Synthesizer																		
	2.6 Modulation Modes																		
	2.7 Transmit Mode																		.35
	2.8 Receive Mode																		.35
	2.9 Data Buffering																		
	2.10 Unbuffered Data Transfer																		.35
	2.11 Frame Format Support																		.36
	2.12 Hardware CRC Support																		.36
	2.13 Convolutional Encoding / Decoding																		.36
	2.14 Binary Block Encoding / Decoding																		.36
	2.15 Data Encryption and Authentication																		.37
	2.16 Timers																		.38
	2.17 RF Test Modes																		.38
3.	System Processor																		39
	3.1 Introduction																		.39
	3.2 Features																		.40
	3.3 Functional Description																		.40
	3.3.1 Interrupt Operation																		
	3.3.2 Interrupt Request Lines (IRQ)						•		•		•	•	•		•	•			.42
4.	Memory and Bus System														•		•	•	44
	4.1 Introduction														•				.45
	4.2 Functional Description																		
	4.2.1 Peripheral Non-Word Access Be 4.2.2 Bit-banding																		
	4.2.3 Peripheral Bit Set and Clear .																		
	4.2.4 Peripherals																		.50
	4.2.5 Bus Matrix																		
	4.3 Access to Low Energy Peripherals (As	3V/	nch	ror	nΩLI	٩R	ea	iste	re۱	1									54

	4.3.1 Writing	
	4.3.2 Reading	.57
	4.3.3 FREEZE Register	.57
4.4	Flash	.57
4.5	SRAM	.58
4.6	DI Page Entry Map	.59
4.7	DI Page Entry Description	
	4.7.1 CAL - CRC of DI-page and calibration temperature	.61
	4.7.2 EXTINFO - External Component description	.62
	4.7.3 EUI48L - EUI48 OUI and Unique identifier	.63
	4.7.4 EUI48H - OUI	
	4.7.5 CUSTOMINFO - Custom information	
	4.7.6 MEMINFO - Flash page size and misc. chip information	
	4.7.7 UNIQUEL - Low 32 bits of device unique number	
	4.7.8 UNIQUEH - High 32 bits of device unique number	
	4.7.9 MSIZE - Flash and SRAM Memory size in kB	
	4.7.10 PART - Part description	
	4.7.10 FART - Falt description	
	4.7.12 EMUTEMP - EMU Temperature Calibration Information	
	4.7.13 ADC0CAL0 - ADC0 calibration register 0	
	4.7.14 ADC0CAL1 - ADC0 calibration register 1	
	4.7.15 ADC0CAL2 - ADC0 calibration register 2	
	4.7.16 ADC0CAL3 - ADC0 calibration register 3	
	4.7.17 HFRCOCAL0 - HFRCO Calibration Register (4 MHz)	
	4.7.18 HFRCOCAL3 - HFRCO Calibration Register (7 MHz)	.73
	4.7.19 HFRCOCAL6 - HFRCO Calibration Register (13 MHz)	.74
	4.7.20 HFRCOCAL7 - HFRCO Calibration Register (16 MHz)	.75
	4.7.21 HFRCOCAL8 - HFRCO Calibration Register (19 MHz)	.76
	4.7.22 HFRCOCAL10 - HFRCO Calibration Register (26 MHz)	.77
	4.7.23 HFRCOCAL11 - HFRCO Calibration Register (32 MHz)	
	4.7.24 HFRCOCAL12 - HFRCO Calibration Register (38 MHz)	
	4.7.25 AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 MHz)	
	4.7.26 AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 MHz)	
	4.7.27 AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 MHz)	
	4.7.28 AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 MHz)	
	4.7.29 AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 MHz)	
	4.7.30 AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 MHz)	
	4.7.31 AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 MHz)	
	4.7.32 AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 MHz)	
	4.7.33 VMONCAL0 - VMON Calibration Register 0	
	4.7.34 VMONCAL1 - VMON Calibration Register 1	
	4.7.35 VMONCAL2 - VMON Calibration Register 2	
	4.7.36 IDAC0CAL0 - IDAC0 Calibration Register 0	.91
	4.7.37 IDAC0CAL1 - IDAC0 Calibration Register 1	.92
	4.7.38 DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0	.92
	4.7.39 DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0	.93
	4 7 40 DCDCLPVCTRL1 - DCDC Low-power VRFF Trim Register 1	

	4.7.41	DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2		•	•	.95
	4.7.42	DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3				.96
	4.7.43	DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0				
	4.7.44	DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1				.97
	4.7.45	VDAC0MAINCAL - VDAC0 Cals for Main Path				.98
	4.7.46	VDAC0ALTCAL - VDAC0 Cals for Alternate Path				.99
	4.7.47	VDAC0CH1CAL - VDAC0 CH1 Error Cal				100
	4.7.48	OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1				101
	4.7.49	OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1				102
	4.7.50	OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1				103
	4.7.51	OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1				104
	4.7.52	OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1				105
	4.7.53	OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1				106
	4.7.54	OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1				107
	4.7.55	OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1				108
	4.7.56	OPA2CAL0 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=1				109
	4.7.57	OPA2CAL1 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=1				110
	4.7.58	OPA2CAL2 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=1				111
	4.7.59	OPA2CAL3 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=1				112
	4.7.60	CSENGAINCAL - Cap Sense Gain Adjustment				113
	4.7.61	OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0				114
	4.7.62	OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0				115
	4.7.63	OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0				116
	4.7.64	OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0				117
	4.7.65	OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0				118
	4.7.66	OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0				119
	4.7.67	OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0				120
	4.7.68	OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0				121
	4.7.69	OPA2CAL4 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=0				122
	4.7.70	OPA2CAL5 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=0				123
	4.7.71	OPA2CAL6 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=0				124
	4.7.72	OPA2CAL7 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=0				125
5	Padio Tran	nsceiver				126
J.						
	5.1 Introdu	uction	•	•	٠	127
6.	DBG - Deb	ug Interface				128
		uction				
		es				
		onal Description				
		Debug Pins.				
		Embedded Trace Macrocell V3.5 (ETM)				
		Debug and EM2 Deep Sleep/EM3 Stop				
		Authentication Access Point				
		Debug Lock				
		AAP Lock				
		Debugger Reads of Actionable Registers				
	6.3.8 I	Debug Recovery	-			131

	6.4 Register Map	131
	6.5 Register Description	132
	6.5.1 AAP_CMD - Command Register	
	6.5.2 AAP_CMDKEY - Command Key Register	
	6.5.3 AAP_STATUS - Status Register	
	6.5.4 AAP_CTRL - Control Register	
	6.5.5 AAP_CRCCMD - CRC Command Register	
	6.5.6 AAP_CRCSTATUS - CRC Status Register	
	6.5.7 AAP_CRCADDR - CRC Address Register	
	6.5.8 AAP_CRCRESULT - CRC Result Register	
	6.5.9 AAP_IDR - AAP Identification Register	
	<del>-</del>	
7.	MSC - Memory System Controller	137
	7.1 Introduction	137
	7.2 Features	138
	7.3 Functional Description	
	7.3.1 User Data (UD) Page Description	
	· · ·	
	7.3.2 Lock Bits (LB) Page Description.	
	7.3.3 Device Information (DI) Page	
	7.3.4 Bootloader	
	7.3.5 Device Revision	
	7.3.6 Post-reset Behavior	
	7.3.7 Flash Startup	
	7.3.8 Wait-states	
	7.3.9 Suppressed Conditional Branch Target Prefetch (SCBTP)	
	7.3.10 Cortex-M4 If-Then Block Folding	
	7.3.11 Instruction Cache	
	7.3.12 Low Voltage Flash Read	
	7.3.13 Bank Switching Operation	
	7.3.14 Erase and Write Operations	146
	7.4 Register Map	147
	7.5 Register Description	
	7.5.1 MSC_CTRL - Memory System Control Register	
	7.5.2 MSC_READCTRL - Read Control Register	
	7.5.2 MSC_WRITECTRL - Write Control Register	
	7.5.4 MSC_WRITECMD - Write Command Register	
	7.5.5 MSC_ADDRB - Page Erase/Write Address Buffer	
	7.5.6 MSC_WDATA - Write Data Register	
	7.5.7 MSC_STATUS - Status Register	
	7.5.8 MSC_IF - Interrupt Flag Register	
	7.5.9 MSC_IFS - Interrupt Flag Set Register	
	7.5.10 MSC_IFC - Interrupt Flag Clear Register	
	7.5.11 MSC_IEN - Interrupt Enable Register	
	7.5.12 MSC_LOCK - Configuration Lock Register	
	7.5.13 MSC_CACHECMD - Flash Cache Command Register	
	7.5.14 MSC_CACHEHITS - Cache Hits Performance Counter	159
	7.5.15 MSC CACHEMISSES - Cache Misses Performance Counter	160

	7.5.16 MSC_MASSLOCK - Mass Erase Lock Register		
	7.5.17 MSC_STARTUP - Startup Control		162
	7.5.18 MSC_BANKSWITCHLOCK - Bank Switching Lock Register		163
	7.5.19 MSC_CMD - Command Register		164
	7.5.20 MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register		164
	7.5.21 MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register		
	7.5.22 MSC_CACHECONFIG0 - Cache Configuration Register 0		
	7.5.23 MSC_RAMCTRL - RAM Control Enable Register		
8.	DMA - Linked DMA Controller. ....................................		
	1 Introduction		168
	8.1.1 Features		
	2 Block Diagram	•	170
	3 Functional Description		171
	8.3.1 Channel Descriptor		171
	8.3.2 Channel Configuration		176
	8.3.3 Channel Select Configuration		176
	8.3.4 Starting a Transfer		176
	8.3.5 Managing Transfer Errors		177
	8.3.6 Arbitration		177
	8.3.7 Channel Descriptor Data Structure		180
	8.3.8 Interaction With the EMU		182
	8.3.9 Interrupts		183
	8.3.10 Debugging		183
	4 Examples		183
	8.4.1 Single Direct Register DMA Transfer		
	8.4.2 Descriptor Linked List		
	8.4.3 Single Descriptor Looped Transfer		
	8.4.4 Descriptor List With Looping		
	8.4.5 Simple Inter-Channel Synchronization.		
	8.4.6 2D Copy		
	8.4.7 Ping-Pong		
	8.4.8 Scatter-Gather		
	5 Register Map		
	6 Register Description		
	8.6.1 LDMA_CTRL - DMA Control Register		
	8.6.2 LDMA_STATUS - DMA Status Register		
	8.6.3 LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW)		
	8.6.4 LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW)		197
	8.6.5 LDMA_CHBUSY - DMA Channel Busy Register		198
	8.6.6 LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW)		
	8.6.7 LDMA_DBGHALT - DMA Channel Debug Halt Register		199
	8.6.8 LDMA_SWREQ - DMA Channel Software Transfer Request Register		199
	8.6.9 LDMA_REQDIS - DMA Channel Request Disable Register		200
	8.6.10 LDMA_REQPEND - DMA Channel Requests Pending Register		200
	8.6.11 LDMA_LINKLOAD - DMA Channel Link Load Register		201
	8.6.12 LDMA REQCLEAR - DMA Channel Request Clear Register		201

	8.6.13 LDMA_IF - Interrupt Flag Register					202
	8.6.14 LDMA_IFS - Interrupt Flag Set Register					202
	8.6.15 LDMA_IFC - Interrupt Flag Clear Register					203
	8.6.16 LDMA IEN - Interrupt Enable Register					
	8.6.17 LDMA_CHx_REQSEL - Channel Peripheral Request Select Register					
	8.6.18 LDMA_CHx_CFG - Channel Configuration Register					
	8.6.19 LDMA_CHx_LOOP - Channel Loop Counter Register					
	8.6.20 LDMA_CHx_CTRL - Channel Descriptor Control Word Register					
	8.6.21 LDMA CHx SRC - Channel Descriptor Source Data Address Register					
	8.6.22 LDMA_CHx_DST - Channel Descriptor Destination Data Address Register .					
	8.6.23 LDMA CHx LINK - Channel Descriptor Link Structure Address Register					
	0.0.20 EDW/Y_OTIX_ENTRY Official Descriptor Ellik Official Condition Negletici	•	•	•	•	217
9.	RMU - Reset Management Unit	•				215
	9.1 Introduction					215
	9.2 Features					215
	9.3 Functional Description					216
	9.3.1 Reset Levels					217
	9.3.2 RMU_RSTCAUSE Register					218
	9.3.3 Power-On Reset (POR)					
	9.3.4 Brown-Out Detector (BOD)					
	9.3.5 RESETn Pin Reset					
	9.3.6 Watchdog Reset					
	9.3.7 Lockup Reset					
	9.3.8 System Reset Request					
	9.3.9 Reset State					
	9.3.10 Register Reset Signals					
	9.4 Register Map					
	9.5 Register Description					
	9.5.1 RMU_CTRL - Control Register					
	9.5.2 RMU_RSTCAUSE - Reset Cause Register					
	9.5.3 RMU_CMD - Command Register					
	9.5.4 RMU_RST - Reset Control Register					
	9.5.5 RMU_LOCK - Configuration Lock Register	•	•	•		227
10.	. EMU - Energy Management Unit					228
	10.1 Introduction					228
	10.2 Features					229
	10.3 Functional Description					230
	10.3.1 Energy Modes					231
	10.3.2 Entering Low Energy Modes					
	10.3.3 Exiting a Low Energy Mode					237
	10.3.4 Power Configurations					
	10.3.5 DC-to-DC Interface					
	10.3.6 Analog Peripheral Power Selection					
	10.3.7 Digital LDO Power Selection					
	10.3.8 IOVDD Connection					
	10.3.9 Voltage Scaling	•	•	•		246

10.3.10 EM23 Peripheral Retention Disable	. 248
10.3.11 Brown Out Detector (BOD)	. 248
10.3.12 Voltage Monitor (VMON)	. 249
10.3.13 Powering Off SRAM Blocks	. 250
10.3.14 Temperature Sensor	. 250
10.3.15 Registers latched in EM4	. 251
10.3.16 Register Resets	. 251
10.4 Register Map	
•	
10.5 Register Description	
10.5.1 EMU_CTRL - Control Register	
10.5.2 EMU_STATUS - Status Register	
10.5.3 EMU_LOCK - Configuration Lock Register	
10.5.4 EMU_RAM0CTRL - Memory Control Register	
10.5.5 EMU_CMD - Command Register	
10.5.6 EMU_EM4CTRL - EM4 Control Register	
10.5.7 EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation	
10.5.8 EMU_TEMP - Value of Last Temperature Measurement	. 262
10.5.9 EMU_IF - Interrupt Flag Register	. 263
10.5.10 EMU_IFS - Interrupt Flag Set Register	. 265
10.5.11 EMU_IFC - Interrupt Flag Clear Register	. 267
10.5.12 EMU_IEN - Interrupt Enable Register	. 269
10.5.13 EMU_PWRLOCK - Regulator and Supply Lock Register	. 271
10.5.14 EMU_PWRCFG - Power Configuration Register	
10.5.15 EMU_PWRCTRL - Power Control Register	
10.5.16 EMU DCDCCTRL - DCDC Control	
10.5.17 EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register	
10.5.18 EMU DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Re	
	•
10.5.19 EMU DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register	. 278
10.5.20 EMU DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register	
10.5.21 EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register	
10.5.22 EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register	
10.5.23 EMU_DCDCLPCTRL - DCDC Low Power Control Register	
10.5.24 EMU DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control	
10.5.25 EMU DCDCSYNC - DCDC Read Status Register	
=	
10.5.26 EMU_VMONAVDDCTRL - VMON AVDD Channel Control	
10.5.27 EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control	
10.5.28 EMU_VMONDVDDCTRL - VMON DVDD Channel Control	
10.5.29 EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control	
10.5.30 EMU_RAM1CTRL - Memory Control Register	
10.5.31 EMU_RAM2CTRL - Memory Control Register	
10.5.32 EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied EM01, This Field is Only Relevant If LP Mode is Used in EM01	
10.5.33 EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETA	
TUS Unlocking Access to Peripheral	
10.5.34 EMU_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered	
in FM23. Subsequently Locking Access to It	293

	10.5.35 EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get P	
	Down in EM23	295
11.	CMU - Clock Management Unit	 297
	11.1 Introduction	297
	11.2 Features	297
	11.3 Functional Description	298
	11.3.1 System Clocks	
	11.3.2 Oscillators	302
	11.3.3 Configuration for Operating Frequencies	320
	11.3.4 Energy Modes	321
	11.3.5 Clock Output on a Pin	322
	11.3.6 Clock Input From a Pin	322
	11.3.7 Clock Output on PRS	322
	11.3.8 Error Handling	
	11.3.9 Interrupts	322
	11.3.10 Wake-up	
	11.3.11 Protection	
	11.4 Register Map	
	11.5 Register Description	
	11.5.1 CMU_CTRL - CMU Control Register	
	11.5.2 CMU_HFRCOCTRL - HFRCO Control Register	
	11.5.3 CMU_AUXHFRCOCTRL - AUXHFRCO Control Register	
	11.5.4 CMU_LFRCOCTRL - LFRCO Control Register	
	11.5.5 CMU_HFXOCTRL - HFXO Control Register	
	11.5.6 CMU_HFXOSTARTUPCTRL - HFXO Startup Control	
	11.5.7 CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control	
	11.5.8 CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control	
	11.5.9 CMU_LFXOCTRL - LFXO Control Register	
	11.5.10 CMU_CALCTRL - Calibration Control Register	
	11.5.11 CMU_CALCNT - Calibration Counter Register	
	11.5.12 CMU_OSCENCMD - Oscillator Enable/Disable Command Register	
	11.5.13 CMU_CMD - Command Register	
	11.5.14 CMU_DBGCLKSEL - Debug Trace Clock Select	347
	11.5.15 CMU_HFCLKSEL - High Frequency Clock Select Command Register	
	11.5.16 CMU_LFACLKSEL - Low Frequency A Clock Select Register	348
	11.5.17 CMU_LFBCLKSEL - Low Frequency B Clock Select Register	348
	11.5.18 CMU_LFECLKSEL - Low Frequency E Clock Select Register	349
	11.5.19 CMU_STATUS - Status Register	350
	11.5.20 CMU_HFCLKSTATUS - HFCLK Status Register	352
	11.5.21 CMU_HFXOTRIMSTATUS - HFXO Trim Status	
	11.5.22 CMU_IF - Interrupt Flag Register	
	11.5.23 CMU_IFS - Interrupt Flag Set Register	
	11.5.24 CMU_IFC - Interrupt Flag Clear Register	
	11.5.25 CMU_IEN - Interrupt Enable Register	
	11.5.26 CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0	
	11.5.27 CMU HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0	

	11.5.28 CMU_HFRADIOALTCLKENU - High Frequency Alternate Radio Peripheral Clock		
	Register 0		
	11.5.29 CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)		364
	11.5.30 CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)		364
	11.5.31 CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)		
	11.5.32 CMU_HFPRESC - High Frequency Clock Prescaler Register		
	11.5.33 CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register		367
	11.5.34 CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register		367
	11.5.35 CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register		368
	11.5.36 CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register		368
	11.5.37 CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)		369
	11.5.38 CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)		370
	11.5.39 CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)		371
	11.5.40 CMU_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock P		
	Register		
	11.5.41 CMU_SYNCBUSY - Synchronization Busy Register		
	11.5.42 CMU_FREEZE - Freeze Register		
	11.5.43 CMU_PCNTCTRL - PCNT Control Register		
	11.5.44 CMU_ADCCTRL - ADC Control Register		
	11.5.45 CMU_ROUTEPEN - I/O Routing Pin Enable Register		
	11.5.46 CMU_ROUTELOC0 - I/O Routing Location Register		
	11.5.47 CMU_ROUTELOC1 - I/O Routing Location Register		
	11.5.48 CMU_LOCK - Configuration Lock Register		381
12.	. SMU - Security Management Unit		382
	12.1 Introduction		382
	12.2 Features		382
	12.3 Functional Description		383
	12.3.1 PPU - Peripheral Protection Unit		
	12.3.2 Programming Model		
	12.4 Register Map.	•	385
		•	
	12.5 Register Description		
	12.5.1 SMU_IF - Interrupt Flag Register		
	12.5.2 SMU_IFS - Interrupt Flag Set Register		
	12.5.3 SMU_IFC - Interrupt Flag Clear Register		
	12.5.4 SMU_IEN - Interrupt Enable Register		
	12.5.5 SMU_PPUCTRL - PPU Control Register		
	12.5.6 SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0		
	12.5.7 SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1		
	12.5.8 SMU_PPUFS - PPU Fault Status	٠	393
13.	. RTCC - Real Time Counter and Calendar		395
	13.1 Introduction		395
	13.2 Features		395
	13.3 Functional Description		396
	13.3.1 Counter		
	13.3.2 Capture/Compare Channels		

13.3.3 Interrupts and PRS Output	403
13.3.4 Energy Mode Availability	404
13.3.5 Register Lock	404
13.3.6 Oscillator Failure Detection	
13.3.7 Retention Registers	404
13.3.8 Debug Session	
13.4 Register Map	
13.5 Register Description	406
13.5.1 RTCC_CTRL - Control Register (Async Reg)	
13.5.2 RTCC_PRECNT - Pre-Counter Value Register (Async Reg)	
13.5.3 RTCC_CNT - Counter Value Register (Async Reg)	
13.5.4 RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register	
13.5.5 RTCC_TIME - Time of Day Register (Async Reg)	
13.5.6 RTCC_DATE - Date Register (Async Reg)	
13.5.7 RTCC IF - RTCC Interrupt Flags	
13.5.8 RTCC_IFS - Interrupt Flag Set Register	
13.5.9 RTCC_IFC - Interrupt Flag Clear Register	
13.5.10 RTCC_IEN - Interrupt Enable Register	
_ · · · · · · · · · · · · · · · · · · ·	
13.5.11 RTCC_STATUS - Status Register	
13.5.12 RTCC_CMD - Command Register	
13.5.13 RTCC_SYNCBUSY - Synchronization Busy Register	
13.5.14 RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg)	
13.5.15 RTCC_LOCK - Configuration Lock Register (Async Reg)	
13.5.16 RTCC_EM4WUEN - Wake Up Enable	
13.5.17 RTCC_CCx_CTRL - CC Channel Control Register (Async Reg)	
13.5.18 RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg)	
13.5.19 RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg)	
13.5.20 RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg)	
13.5.21 RTCC_RETx_REG - Retention Register	423
14. WDOG - Watchdog Timer	424
14.1 Introduction	424
14.2 Features	
14.3 Functional Description	
14.3.1 Clock Source	
14.3.2 Debug Functionality	
14.3.3 Energy Mode Handling	
14.3.4 Register Access	
14.3.5 Warning Interrupt	425
14.3.6 Window Interrupt	
14.3.7 PRS as Watchdog Clear	427
14.3.8 PRS Rising Edge Monitoring	427
14.4 Register Map	428
14.5 Register Description	429
14.5.1 WDOG_CTRL - Control Register (Async Reg)	
14.5.2 WDOG_CMD - Command Register (Async Reg)	
14.5.3 WDOG SYNCBUSY - Synchronization Busy Register	

	14.5.4 WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg)	434
	14.5.5 WDOG_IF - Watchdog Interrupt Flags	435
	14.5.6 WDOG_IFS - Interrupt Flag Set Register	436
	14.5.7 WDOG_IFC - Interrupt Flag Clear Register	437
	14.5.8 WDOG_IEN - Interrupt Enable Register	438
4 E	DDC Davinhaval Deflay System	420
15.	PRS - Peripheral Reflex System	
	15.1 Introduction	439
	15.2 Features	439
	15.3 Functional Description	440
	15.3.1 Channel Functions	
	15.3.2 Producers	
	15.3.3 Consumers	
	15.3.4 Event on PRS	
	15.3.5 DMA Request on PRS	
	15.3.6 Example	
	·	
	15.4 Register Map	444
	15.5 Register Description	445
	15.5.1 PRS_SWPULSE - Software Pulse Register	445
	15.5.2 PRS_SWLEVEL - Software Level Register	
	15.5.3 PRS_ROUTEPEN - I/O Routing Pin Enable Register	
	15.5.4 PRS_ROUTELOC0 - I/O Routing Location Register	448
	15.5.5 PRS_ROUTELOC1 - I/O Routing Location Register	451
	15.5.6 PRS_ROUTELOC2 - I/O Routing Location Register	453
	15.5.7 PRS_CTRL - Control Register	455
	15.5.8 PRS_DMAREQ0 - DMA Request 0 Register	456
	15.5.9 PRS_DMAREQ1 - DMA Request 1 Register	457
	15.5.10 PRS_PEEK - PRS Channel Values	
	15.5.11 PRS_CHx_CTRL - Channel Control Register	
40	· · · · · · · · · · · · · · · · ·	
16.	PCNT - Pulse Counter	466
	16.1 Introduction	466
	16.2 Features	466
	16.3 Functional Description	
	·	
	16.3.1 Pulse Counter Modes	
	16.3.2 Hysteresis	
	16.3.3 Auxiliary Counter	
	16.3.4 Triggered Compare and Clear	
	16.3.5 Register Access	
	16.3.6 Clock Sources	
	16.3.7 Input Filter	
	16.3.8 Edge Polarity	
	16.3.9 PRS and PCNTn_S0IN,PCNTn_S1IN Inputs	
	16.3.10 Interrupts	
	16.3.11 Cascading Pulse Counters	
	16.4 Register Map	481

	16.5 Register Description	
	16.5.1 PCNTn_CTRL - Control Register (Async Reg)	
	16.5.2 PCNTn_CMD - Command Register (Async Reg)	486
	16.5.3 PCNTn_STATUS - Status Register	486
	16.5.4 PCNTn_CNT - Counter Value Register	
	16.5.5 PCNTn_TOP - Top Value Register	487
	16.5.6 PCNTn_TOPB - Top Value Buffer Register (Async Reg)	
	16.5.7 PCNTn_IF - Interrupt Flag Register	
	16.5.8 PCNTn_IFS - Interrupt Flag Set Register	
	16.5.9 PCNTn_IFC - Interrupt Flag Clear Register	
	16.5.10 PCNTn_IEN - Interrupt Enable Register	
	16.5.11 PCNTn_ROUTELOC0 - I/O Routing Location Register	
	16.5.12 PCNTn_FREEZE - Freeze Register	
	16.5.13 PCNTn_SYNCBUSY - Synchronization Busy Register	
	16.5.14 PCNTn_AUXCNT - Auxiliary Counter Value Register	
	16.5.15 PCNTn_INPUT - PCNT Input Register	
	16.5.16 PCNTn_OVSCFG - Oversampling Config Register (Async Reg)	497
17.	I2C - Inter-Integrated Circuit Interface	498
	17.1 Introduction	498
	17.2 Features	
	17.3 Functional Description	<b>4</b> 99
	17.3.1 I2C-Bus Overview	
	17.3.2 Enable and Reset	
	17.3.3 Safely Disabling and Changing Slave Configuration.	
	17.3.4 Clock Generation	
	17.3.5 Arbitration	
	17.3.6 Buffers	
	17.3.7 Master Operation	
	17.3.8 Bus States	
	17.3.9 Slave Operation	515
	17.3.10 Transfer Automation	519
	17.3.11 Using 10-bit Addresses	520
	17.3.12 Error Handling	520
	17.3.13 DMA Support	
	17.3.14 Interrupts	522
	17.3.15 Wake-up	522
	17.4 Register Map	523
	17.5 Register Description	524
	17.5.1 I2Cn_CTRL - Control Register	524
	17.5.2 I2Cn_CMD - Command Register	
	17.5.3 I2Cn_STATE - State Register	528
	17.5.4 I2Cn_STATUS - Status Register	
	17.5.5 I2Cn_CLKDIV - Clock Division Register	530
	17.5.6 I2Cn_SADDR - Slave Address Register	530
	17.5.7 I2Cn_SADDRMASK - Slave Address Mask Register	531
	17.5.8 I2Cn RXDATA - Receive Buffer Data Register (Actionable Reads)	531

	17.5.9 I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads)	. 5	532
	17.5.10 I2Cn_RXDATAP - Receive Buffer Data Peek Register	. 5	532
	17.5.11 I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register	. 5	533
	17.5.12 I2Cn_TXDATA - Transmit Buffer Data Register	. 5	533
	17.5.13 I2Cn_TXDOUBLE - Transmit Buffer Double Data Register	. 5	534
	17.5.14 I2Cn_IF - Interrupt Flag Register		
	17.5.15 I2Cn_IFS - Interrupt Flag Set Register		
	17.5.16 I2Cn IFC - Interrupt Flag Clear Register		
	17.5.17 I2Cn_IEN - Interrupt Enable Register		
	17.5.18 I2Cn_ROUTEPEN - I/O Routing Pin Enable Register		
	17.5.19 I2Cn_ROUTELOC0 - I/O Routing Location Register		
18.	USART - Universal Synchronous Asynchronous Receiver/Transmitter	. 5	46
	18.1 Introduction	. 5	546
	18.2 Features	. 5	547
	18.3 Functional Description	. 5	548
	18.3.1 Modes of Operation		
	18.3.2 Asynchronous Operation.		
	18.3.3 Synchronous Operation		
	18.3.4 Hardware Flow Control		
	18.3.5 Debug Halt		
	•		
	18.3.6 PRS-triggered Transmissions		
	18.3.7 PRS RX Input		
	18.3.8 PRS CLK Input		
	18.3.9 DMA Support		
	18.3.10 Timer		
	18.3.11 Interrupts		
	18.3.12 IrDA Modulator/ Demodulator	. 5	580
	18.4 Register Map	. 5	581
	18.5 Register Description	. 5	582
	18.5.1 USARTn_CTRL - Control Register		
	18.5.2 USARTn_FRAME - USART Frame Format Register		
	18.5.3 USARTn_TRIGCTRL - USART Trigger Control Register		
	18.5.4 USARTn CMD - Command Register		
	18.5.5 USARTn_STATUS - USART Status Register		
	18.5.6 USARTn_CLKDIV - Clock Control Register		
	18.5.7 USARTn_RXDATAX - RX Buffer Data Extended Register (Actionable Reads)		
	18.5.8 USARTn RXDATA - RX Buffer Data Register (Actionable Reads)		
	18.5.9 USARTn_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads)		
	18.5.10 USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads)		
	18.5.11 USARTn_RXDATAXP - RX Buffer Data Extended Peek Register		
	<del>-</del>		
	18.5.12 USARTn_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register		
	18.5.13 USARTn_TXDATA、TX Buffer Data Extended Register		
	18.5.14 USARTn_TXDATA - TX Buffer Data Register		
	18.5.15 USARTn_TXDOUBLEX - TX Buffer Double Data Extended Register		
	18.5.16 USARTn_TXDOUBLE - TX Buffer Double Data Register		
	18.5.17 LISARTh, IF - Interrunt Flag Register	- 6	รดว

	18.5.18 USARTn_IFS - Interrupt Flag Set Register	 604
	18.5.19 USARTn_IFC - Interrupt Flag Clear Register	 606
	18.5.20 USARTn_IEN - Interrupt Enable Register	 608
	18.5.21 USARTn_IRCTRL - IrDA Control Register	 610
	18.5.22 USARTn_INPUT - USART Input Register	
	18.5.23 USARTn_I2SCTRL - I2S Control Register	
	18.5.24 USARTn_TIMING - Timing Register	
	18.5.25 USARTn_CTRLX - Control Register Extended	
	18.5.26 USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays	
	18.5.27 USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays	
	18.5.28 USARTn TIMECMP2 - Used to Generate Interrupts and Various Delays	
	18.5.29 USARTn_ROUTEPEN - I/O Routing Pin Enable Register	
	18.5.30 USARTn_ROUTEFEN - I/O Routing Fin Enable Register	
	18.5.31 USARTn_ROUTELOC1 - I/O Routing Location Register	
19.	. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter	 635
	19.1 Introduction	635
	19.2 Features	 636
	19.3 Functional Description	 637
	19.3.1 Frame Format	 638
	19.3.2 Clock Source	 638
	19.3.3 Clock Generation	 639
	19.3.4 Data Transmission	
	19.3.5 Data Reception	 641
	19.3.6 Loopback	
	19.3.7 Half Duplex Communication	
	19.3.8 Transmission Delay	
	19.3.9 PRS RX Input	
	19.3.10 DMA Support	
	19.3.11 Pulse Generator/ Pulse Extender	
	19.3.12 Register Access	
	19.4 Register Map	 648
	19.5 Register Description	 649
	19.5.1 LEUARTn_CTRL - Control Register (Async Reg)	 649
	19.5.2 LEUARTn_CMD - Command Register (Async Reg)	 652
	19.5.3 LEUARTn_STATUS - Status Register	 653
	19.5.4 LEUARTn_CLKDIV - Clock Control Register (Async Reg)	 654
	19.5.5 LEUARTn_STARTFRAME - Start Frame Register (Async Reg)	 654
	19.5.6 LEUARTn_SIGFRAME - Signal Frame Register (Async Reg)	 655
	19.5.7 LEUARTn_RXDATAX - Receive Buffer Data Extended Register (Actionable Reads)	
	19.5.8 LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads)	
	19.5.9 LEUARTn_RXDATAXP - Receive Buffer Data Extended Peek Register	
	19.5.10 LEUARTn_TXDATAX - Transmit Buffer Data Extended Register (Async Reg)	
	19.5.11 LEUARTn_TXDATA - Transmit Buffer Data Register (Async Reg)	
	19.5.12 LEUARTn IF - Interrupt Flag Register	
	19.5.13 LEUARTn_IFS - Interrupt Flag Set Register	
	19.5.14 LEUARTh IFC - Interrupt Flag Clear Register	661

	19.5.15 LEUARTn_IEN - Interrupt Enable Register	662
	19.5.16 LEUARTn_PULSECTRL - Pulse Control Register (Async Reg)	663
	19.5.17 LEUARTn_FREEZE - Freeze Register	664
	19.5.18 LEUARTn_SYNCBUSY - Synchronization Busy Register	665
	19.5.19 LEUARTn_ROUTEPEN - I/O Routing Pin Enable Register	666
	19.5.20 LEUARTn_ROUTELOC0 - I/O Routing Location Register	
	19.5.21 LEUARTn_INPUT - LEUART Input Register	
~~		
20.	TIMER/WTIMER - Timer/Counter	
	20.1 Introduction	671
	20.2 Features	672
	20.3 Functional Description	673
	20.3.1 Counter Modes	
	20.3.2 Compare/Capture Channels	
	20.3.3 Dead-Time Insertion Unit	
	20.3.4 Debug Mode	
	20.3.5 Interrupts, DMA and PRS Output	
	20.3.6 GPIO Input/Output	
	20.4 Register Map	
	•	
	20.5 Register Description	
	20.5.1 TIMERn_CTRL - Control Register	
	20.5.2 TIMERn_CMD - Command Register	
	20.5.3 TIMERn_STATUS - Status Register	
	20.5.4 TIMERn_IF - Interrupt Flag Register	
	20.5.5 TIMERn_IFS - Interrupt Flag Set Register	
	20.5.6 TIMERn_IFC - Interrupt Flag Clear Register	
	20.5.7 TIMERn_IEN - Interrupt Enable Register	
	20.5.8 TIMERn_TOP - Counter Top Value Register	
	20.5.9 TIMERn_TOPB - Counter Top Value Buffer Register	
	20.5.10 TIMERn_CNT - Counter Value Register	
	20.5.11 TIMERn_LOCK - TIMER Configuration Lock Register	
	20.5.12 TIMERn_ROUTEPEN - I/O Routing Pin Enable Register	
	20.5.13 TIMERn_ROUTELOC0 - I/O Routing Location Register	
	20.5.14 TIMERn_ROUTELOC2 - I/O Routing Location Register	
	20.5.15 TIMERn_CCx_CTRL - CC Channel Control Register	
	20.5.16 TIMERn_CCx_CCV - CC Channel Value Register (Actionable Reads)	
	20.5.17 TIMERn_CCx_CCVP - CC Channel Value Peek Register	
	20.5.18 TIMERn_CCx_CCVB - CC Channel Buffer Register	
	20.5.19 TIMERn_DTCTRL - DTI Control Register	
	20.5.20 TIMERn_DTTIME - DTI Time Control Register	
	20.5.21 TIMERn_DTFC - DTI Fault Configuration Register	
	20.5.22 TIMERn_DTOGEN - DTI Output Generation Enable Register	
	20.5.23 TIMERn_DTFAULT - DTI Fault Register	
	20.5.24 TIMERn_DTFAULTC - DTI Fault Clear Register	
	20.5.25 TIMERn_DTLOCK - DTI Configuration Lock Register	732
21.	LETIMER - Low Energy Timer	733
	21.1 Introduction	733

	21.2 Features	733
	21.3 Functional Description	734
	21.3.1 Timer	734
	21.3.2 Compare Registers	734
	21.3.3 Top Value	735
	21.3.4 Underflow Output Action	741
	21.3.5 PRS Output	743
	21.3.6 Examples	743
	21.3.7 Register Access	
	21.4 Register Map	
	21.5 Register Description	
	21.5.1 LETIMERn_CTRL - Control Register (Async Reg)	
	21.5.1 LETIMERI_CTRL - Control Register (Asyric Reg)	
	21.5.2 LETIMERI_CIMD - Confinanti Register	
	21.5.4 LETIMERI_CNT - Counter Value Register	
	21.5.5 LETIMERI COMP0 - Compare Value Register 0 (Async Reg)	
	21.5.6 LETIMERI_COMP1 - Compare Value Register 1 (Async Reg)	
	21.5.6 LETIMERI_COMPT - Compare value Register 1 (Async Reg)	
	21.5.8 LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg)	
	21.5.9 LETIMERn_IF - Interrupt Flag Register	
	21.5.10 LETIMERn_IFS - Interrupt Flag Set Register	
	21.5.11 LETIMERn_IFC - Interrupt Flag Clear Register	
	21.5.12 LETIMERn_IEN - Interrupt Enable Register	
	21.5.13 LETIMERn_SYNCBUSY - Synchronization Busy Register	
	21.5.14 LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register	
	21.5.15 LETIMERn_ROUTELOC0 - I/O Routing Location Register	
	21.5.16 LETIMERn_PRSSEL - PRS Input Select Register	761
22.	CRYOTIMER - Ultra Low Energy Timer/Counter	764
	22.1 Introduction	764
	22.2 Features	764
	22.3 Functional Description	
	22.3.1 Block Diagram	
	22.3.2 Operation	
	22.3.3 Debug Mode	
	22.3.4 Energy Mode Availability	
	•,	
	22.4 Register Map	
	22.5 Register Description	
	22.5.1 CRYOTIMER_CTRL - Control Register	768
	22.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration	
	22.5.3 CRYOTIMER_CNT - Counter Value	
	22.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable	
	22.5.5 CRYOTIMER_IF - Interrupt Flag Register	
	22.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register	
	22.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register	
	22.5.8 CRYOTIMER IEN - Interrupt Enable Register	773

23.	VDAC - Digital to Analog Converter	. 774
	23.1 Introduction	. 774
	23.2 Features	. 775
	23.3 Functional Description	. 775
	23.3.1 Power Supply	
	23.3.2 I/O Pin Considerations	
	23.3.3 Enabling and Disabling a Channel	
	23.3.4 Conversions	
	23.3.5 Reference Selection	
	23.3.6 Warmup Time and Initial Conversion	
	23.3.7 Analog Output	
	23.3.8 Output Mode	
	23.3.9 Async Mode	
	23.3.10 Refresh Timer	
	23.3.11 Clock Prescaling	
	23.3.12 High Speed	
	23.3.13 Sine Generation Mode	
	23.3.14 Interrupt Flags	
	23.3.15 PRS Outputs	
	23.3.16 DMA Request	
	•	
	23.3.17 LESENSE Trigger Mode	
	·	
	23.3.19 Calibration	
	23.3.20 Warmup Mode	
	23.4 Register Map	
	23.5 Register Description	
	23.5.1 VDACn_CTRL - Control Register	
	23.5.2 VDACn_STATUS - Status Register	
	23.5.3 VDACn_CH0CTRL - Channel 0 Control Register	
	23.5.4 VDACn_CH1CTRL - Channel 1 Control Register	. 791
	23.5.5 VDACn_CMD - Command Register	. 793
	23.5.6 VDACn_IF - Interrupt Flag Register	. 794
	23.5.7 VDACn_IFS - Interrupt Flag Set Register	. 796
	23.5.8 VDACn_IFC - Interrupt Flag Clear Register	. 798
	23.5.9 VDACn_IEN - Interrupt Enable Register	. 800
	23.5.10 VDACn_CH0DATA - Channel 0 Data Register	. 801
	23.5.11 VDACn_CH1DATA - Channel 1 Data Register	. 802
	23.5.12 VDACn_COMBDATA - Combined Data Register	. 802
	23.5.13 VDACn_CAL - Calibration Register	. 803
	23.5.14 VDACn_OPAx_APORTREQ - Operational Amplifier APORT Request Status Register	. 804
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Regi	ster
	23.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register	
	23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register	
	23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register	
	23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register	. 813
	23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register	. 815

24.	OPAMP - Operational Amplifier	817
	24.1 Introduction	817
	24.2 Features	817
	24.3 Functional Description	
	24.3.1 Opamp Configuration	
	24.3.2 Interrupts and PRS Output	
	24.3.3 APORT Request and Conflict Status	
	24.3.4 Opamp Modes	
	24.3.5 Opamp VDAC Combination	
	24.4 Register Map	830
	24.5 Register Description	830
25.	ACMP - Analog Comparator	831
	25.1 Introduction	831
	25.2 Features	832
	25.3 Functional Description	833
	25.3.1 Power Supply	
	25.3.2 Warm-up Time	834
	25.3.3 Response Time	
	25.3.4 Hysteresis	835
	25.3.5 Input Pin Considerations	836
	25.3.6 Input Selection	836
	25.3.7 Capacitive Sense Mode	
	25.3.8 Interrupts and PRS Output	
	25.3.9 Output to GPIO	
	25.3.10 APORT Conflicts	
	25.3.11 Supply Voltage Monitoring	
	25.3.12 External Override Interface	840
	25.4 Register Map	
	25.5 Register Description	
	25.5.1 ACMPn_CTRL - Control Register	
	25.5.2 ACMPn_INPUTSEL - Input Selection Register	
	25.5.3 ACMPn_STATUS - Status Register	
	25.5.4 ACMPn_IF - Interrupt Flag Register	
	25.5.5 ACMPn_IFS - Interrupt Flag Set Register	
	25.5.6 ACMPn_IFC - Interrupt Flag Clear Register	
	25.5.7 ACMPn_IEN - Interrupt Enable Register	
	25.5.8 ACMPn_APORTREQ - APORT Request Status Register	
	25.5.9 ACMPn_APORTCONFLICT - APORT Conflict Status Register	
	25.5.10 ACMPn_HYSTERESIS0 - Hysteresis 0 Register	
	_ · · · · · · · · · · · · · · · · · · ·	
	25.5.12 ACMPn_ROUTEPEN - I/O Routing Pine Enable Register	
	25.5.13 ACMPI_ROUTELOCU - I/O Routing Location Register	
26	ADC - Analog to Digital Converter	

26.1 Introduction	. 863
26.2 Features	. 864
26.3 Functional Description	. 865
26.3.1 Clock Selection	
26.3.2 Conversions	. 867
26.3.3 ADC Modes	
26.3.4 Warm-up Time	
26.3.5 Power Supply	
26.3.6 Input Pin Considerations	
26.3.7 Input Selection	
26.3.8 Reference Selection and Input Range Definition	
26.3.9 Programming of Bias Current	
26.3.10 Feature Set	
26.3.11 Interrupts, PRS Output	
26.3.12 DMA Request	
26.3.13 Calibration	
26.3.14 EM2 Deep Sleep or EM3 Stop Operation	
26.3.15 ASYNC ADC_CLK Usage Restrictions and Benefits	
26.3.16 Window Compare Function	
26.3.17 ADC Programming Model	
26.4 Register Map	
26.5 Register Description	
26.5.1 ADCn_CTRL - Control Register	
26.5.2 ADCn_CMD - Command Register	
26.5.3 ADCn_STATUS - Status Register	
26.5.4 ADCn_SINGLECTRL - Single Channel Control Register	
26.5.5 ADCn_SINGLECTRLX - Single Channel Control Register Continued	
26.5.6 ADCn_SCANCTRL - Scan Control Register	
26.5.7 ADCn_SCANCTRLX - Scan Control Register Continued	
26.5.8 ADCn_SCANMASK - Scan Sequence Input Mask Register	
26.5.9 ADCn_SCANINPUTSEL - Input Selection Register for Scan Mode	
26.5.10 ADCn_SCANNEGSEL - Negative Input Select Register for Scan	
26.5.11 ADCn_CMPTHR - Compare Threshold Register	
26.5.12 ADCn_BIASPROG - Bias Programming Register for Various Analog Blocks Used in Al	•
eration	
26.5.13 ADCn_CAL - Calibration Register	
26.5.14 ADCn_IF - Interrupt Flag Register	
26.5.15 ADCn_IFS - Interrupt Flag Set Register	
26.5.16 ADCn_IFC - Interrupt Flag Clear Register	
26.5.17 ADCn_IEN - Interrupt Enable Register	
26.5.18 ADCn_SINGLEDATA - Single Conversion Result Data (Actionable Reads)	
26.5.19 ADCn_SCANDATA - Scan Conversion Result Data (Actionable Reads)	
26.5.20 ADCn_SINGLEDATAP - Single Conversion Result Data Peek Register	
26.5.21 ADCn_SCANDATAP - Scan Sequence Result Data Peek Register	
26.5.22 ADCn_SCANDATAX - Scan Sequence Result Data + Data Source Register (Act	
Reads)	
26.5.23 ADCn SCANDATAXP - Scan Sequence Result Data + Data Source Peek Register .	. 931

	26.5.24 ADCn_APORTREQ - APORT Request Status Register	932
	26.5.25 ADCn_APORTCONFLICT - APORT Conflict Status Register	933
	26.5.26 ADCn_SINGLEFIFOCOUNT - Single FIFO Count Register	934
	26.5.27 ADCn_SCANFIFOCOUNT - Scan FIFO Count Register	934
	26.5.28 ADCn_SINGLEFIFOCLEAR - Single FIFO Clear Register	935
	26.5.29 ADCn_SCANFIFOCLEAR - Scan FIFO Clear Register	935
	26.5.30 ADCn_APORTMASTERDIS - APORT Bus Master Disable Register	936
27.	IDAC - Current Digital to Analog Converter	939
	27.1 Introduction	939
	27.2 Features	939
	27.3 Functional Description	940
	27.3.1 Current Programming	940
	27.3.2 IDAC Enable and Warm-up	940
	27.3.3 Output Control	941
	27.3.4 APORT Configuration	941
	27.3.5 Interrupts	941
	27.3.6 Minimizing Output Transition	
	27.3.7 Duty Cycle Configuration	941
	27.3.8 Calibration	941
	27.3.9 PRS Triggered Charge Injection	942
	27.4 Register Map	942
	27.5 Register Description	943
	27.5.1 IDAC_CTRL - Control Register	943
	27.5.2 IDAC_CURPROG - Current Programming Register	945
	27.5.3 IDAC_DUTYCONFIG - Duty Cycle Configuration Register	946
	27.5.4 IDAC_STATUS - Status Register	946
	27.5.5 IDAC_IF - Interrupt Flag Register	947
	27.5.6 IDAC_IFS - Interrupt Flag Set Register	947
	27.5.7 IDAC_IFC - Interrupt Flag Clear Register	948
	27.5.8 IDAC_IEN - Interrupt Enable Register	948
	27.5.9 IDAC_APORTREQ - APORT Request Status Register	949
	27.5.10 IDAC_APORTCONFLICT - APORT Request Status Register	949
28.	LESENSE - Low Energy Sensor Interface	950
	28.1 Introduction	950
	28.2 Features	951
	28.3 Functional Description	951
	28.3.1 Channel Configuration	952
	28.3.2 Scan Sequence	953
	28.3.3 Sensor Timing	954
	28.3.4 Sensor Interaction	956
	28.3.5 Sensor Sampling	957
	28.3.6 Sensor Evaluation	958
	28.3.7 Decoder	960
	28.3.8 Measurement Results	963
	28.3.9 VDAC Interface	964

28.3.10 ACMP Interface	 . 964
28.3.11 ACMP and VDAC Duty Cycling	 . 964
28.3.12 ADC Interface	
28.3.13 DMA Requests	
28.3.14 PRS Output	
28.3.15 RAM	
28.3.16 Application Examples	
·	
28.4 Register Map	
28.5 Register Description	 . 973
28.5.1 LESENSE_CTRL - Control Register (Async Reg)	 . 973
28.5.2 LESENSE_TIMCTRL - Timing Control Register (Async Reg)	 . 976
28.5.3 LESENSE_PERCTRL - Peripheral Control Register (Async Reg)	 . 978
28.5.4 LESENSE_DECCTRL - Decoder Control Register (Async Reg)	 . 981
28.5.5 LESENSE_BIASCTRL - Bias Control Register (Async Reg)	 . 984
28.5.6 LESENSE_EVALCTRL - LESENSE Evaluation Control (Async Reg)	 . 984
28.5.7 LESENSE_PRSCTRL - PRS Control Register (Async Reg)	
28.5.8 LESENSE CMD - Command Register	
28.5.9 LESENSE_CHEN - Channel Enable Register (Async Reg)	
28.5.10 LESENSE SCANRES - Scan Result Register (Async Reg)	
28.5.11 LESENSE_STATUS - Status Register (Async Reg)	
28.5.12 LESENSE_PTR - Result Buffer Pointers (Async Reg)	
28.5.13 LESENSE_BUFDATA - Result Buffer Data Register (Async Reg) (Actionable	
28.5.14 LESENSE_CURCH - Current Channel Index (Async Reg)	
28.5.15 LESENSE_DECSTATE - Current Decoder State (Async Reg)	
28.5.16 LESENSE_SENSORSTATE - Decoder Input Register (Async Reg)	
28.5.17 LESENSE_IDLECONF - GPIO Idle Phase Configuration (Async Reg)	
28.5.17 LESENSE_IDLECONF - GFTO Idle Friase Configuration (Async Reg)  28.5.18 LESENSE ALTEXCONF - Alternative Excite Pin Configuration (Async Reg)	
28.5.19 LESENSE IF - Interrupt Flag Register	
= 1 0 0	
28.5.20 LESENSE_IFS - Interrupt Flag Set Register	
28.5.21 LESENSE_IFC - Interrupt Flag Clear Register	
28.5.22 LESENSE_IEN - Interrupt Enable Register	
28.5.23 LESENSE_SYNCBUSY - Synchronization Busy Register	
28.5.24 LESENSE_ROUTEPEN - I/O Routing Register (Async Reg)	
28.5.25 LESENSE_STx_TCONFA - State Transition Configuration a (Async Reg) .	
28.5.26 LESENSE_STx_TCONFB - State Transition Configuration B (Async Reg) .	
28.5.27 LESENSE_BUFx_DATA - Scan Results (Async Reg)	
28.5.28 LESENSE_CHx_TIMING - Scan Configuration (Async Reg)	
28.5.29 LESENSE_CHx_INTERACT - Scan Configuration (Async Reg)	
28.5.30 LESENSE_CHx_EVAL - Scan Configuration (Async Reg)	 . 1016
29. GPCRC - General Purpose Cyclic Redundancy Check	1018
29.1 Introduction	
29.2 Features	
29.3 Functional Description	
29.3.1 Polynomial Specification	
29.3.2 Input and Output Specification	
29.3.3 Initialization	. 1020

	29.3.4 DMA Usage	. 1020
	29.3.5 Byte-Level Bit Reversal and Byte Reordering	. 1021
	29.4 Register Map	. 1023
	29.5 Register Description	. 1024
	29.5.1 GPCRC_CTRL - Control Register	. 1024
	29.5.2 GPCRC_CMD - Command Register	
	29.5.3 GPCRC_INIT - CRC Init Value	. 1025
	29.5.4 GPCRC_POLY - CRC Polynomial Value	. 1026
	29.5.5 GPCRC_INPUTDATA - Input 32-bit Data Register	. 1026
	29.5.6 GPCRC_INPUTDATAHWORD - Input 16-bit Data Register	. 1027
	29.5.7 GPCRC_INPUTDATABYTE - Input 8-bit Data Register	. 1027
	29.5.8 GPCRC_DATA - CRC Data Register	. 1028
	29.5.9 GPCRC_DATAREV - CRC Data Reverse Register	
	29.5.10 GPCRC_DATABYTEREV - CRC Data Byte Reverse Register	. 1029
30.	TRNG - True Random Number Generator	.1030
	30.1 Introduction	. 1030
	30.2 Features	
	30.3 Functional Description	
	30.3.1 Built-In Tests	
	30.3.2 FIFO Interface	
	30.3.3 Data Format - Byte Ordering	
	30.4 Register Map	
	30.5 Register Description	
	30.5.1 TRNGn_CONTROL - Main Control Register	
	30.5.2 TRNGn_FIFOLEVEL - FIFO Level Register (Actionable Reads)	
	30.5.3 TRNGn_FIFODEPTH - FIFO Depth Register	
	30.5.4 TRNGn_KEY0 - Key Register 0	
	30.5.5 TRNGn_KEY1 - Key Register 1	
	30.5.6 TRNGn_KEY2 - Key Register 2	
	30.5.7 TRNGn_KEY3 - Key Register 3	
	30.5.8 TRNGn_TESTDATA - Test Data Register	
	30.5.9 TRNGn_STATUS - Status Register	
	30.5.10 TRNGn_INITWAITVAL - Initial Wait Counter	
	30.5.11 TRNGn_FIFO - FIFO Data (Actionable Reads)	
31.	CRYPTO - Crypto Accelerator	.1043
	31.1 Introduction	. 1043
	31.2 Features	. 1044
	31.3 Usage and Programming Interface	. 1044
	31.4 Functional Description	
	31.4.1 Data and Key Registers	
	31.4.2 Instructions and Execution	
	31.4.3 Repeated Sequence	
	31.4.4 AES	

31.4.5 SHA
31.4.6 ECC
31.4.7 GCM and GMAC
31.4.8 DMA
31.4.9 BUFC Data Transfer
31.4.10 Debugging
31.4.11 Example: Cipher Block Chaining (CBC)
31.5 Register Map
31.6 Register Description
31.6.1 CRYPTO_CTRL - Control Register
31.6.2 CRYPTO_WAC - Wide Arithmetic Configuration
31.6.3 CRYPTO_CMD - Command Register
31.6.4 CRYPTO_STATUS - Status Register
31.6.5 CRYPTO_DSTATUS - Data Status Register
31.6.6 CRYPTO_CSTATUS - Control Status Register
31.6.7 CRYPTO_KEY - KEY Register Access (No Bit Access) (Actionable Reads)
31.6.8 CRYPTO_KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads) . 108
31.6.9 CRYPTO_SEQCTRL - Sequence Control
31.6.10 CRYPTO_SEQCTRLB - Sequence Control B
31.6.11 CRYPTO_IF - AES Interrupt Flags
31.6.12 CRYPTO_IFS - Interrupt Flag Set Register
31.6.13 CRYPTO_IFC - Interrupt Flag Clear Register
31.6.14 CRYPTO_IEN - Interrupt Enable Register
31.6.15 CRYPTO_SEQ0 - Sequence Register 0
31.6.16 CRYPTO_SEQ1 - Sequence Register 1
31.6.17 CRYPTO_SEQ2 - Sequence Register 2
31.6.18 CRYPTO_SEQ3 - Sequence Register 3
31.6.19 CRYPTO_SEQ4 - Sequence Register 4
31.6.20 CRYPTO_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads) 1090
31.6.21 CRYPTO_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads) 1090
31.6.22 CRYPTO_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads) 109
31.6.23 CRYPTO_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads) 109
31.6.24 CRYPTO_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads) .
31.6.25 CRYPTO_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reads)
31.6.26 CRYPTO_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reads)
51.0.20 CRTFTO_DATATBTTE - DATAT Register byte access (No bit access) (actionable Reads)
31.6.27 CRYPTO_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Actionable
Reads)
31.6.28 CRYPTO_DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access)
31.6.29 CRYPTO_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access)
31.6.30 CRYPTO DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access) 1098
31.6.31 CRYPTO_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access) 1098
31.6.32 CRYPTO_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads) 1096
31.6.33 CRYPTO_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads) 1096
31.6.34 CRYPTO_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads) 1097
31.6.35 CRYPTO DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads)

		CRYPTO_I			_			-	-				-	
		CRYPTO_ ds)												. 1098
	31.6.38 Rea	CRYPTO ds)	_DDATA0B`											
	31.6.39 Rea	CRYPTO	_DDATA1B`											
		CRYPTO_I												
		CRYPTO_0				•	•		•			•		
	31.6.42	CRYPTO_0	QDATA1 - Q	DATA1	Register	Access (I	No Bit	Access)	(Act	iona	ble R	ead	s) .	. 1101
		CRYPTO_ ds)												
	31.6.44	CRYPTO	_QDATA0B`	YTE -	QDATA0	Register	Byte	Access	(No	Bit	Acce	ess)	(Acti	ionable
		ds)												
		CRYPTO												
32. (	GPIO - Ger	neral Purpo	se Input/O	utput.										. 1103
		iction	•	-										
3	2.2 Feature	es												. 1104
3	2.3 Function	onal Descript	tion											. 1105
		Pin Configura												
		EM4 Wake-u												
	32.3.3 E	EM4 Retention	on											. 1109
	32.3.4 A	Alternate Fur	nctions .											. 1110
	32.3.5 I	nterrupt Gen	eration .											. 1110
	32.3.6	Dutput to PR	S											. 1112
	32.3.7	Synchronizat	ion											. 1112
3	2.4 Registe	er Map												. 1113
3	2.5 Registe	er Descriptio	n											. 1115
	32.5.1	GPIO_Px_C	TRL - Port (	Control	Register									. 1115
		GPIO_Px_M												
	32.5.3	GPIO_Px_M	IODEH - Poi	rt Pin N	/lode High	Register								. 1122
	32.5.4	GPIO_Px_D	OUT - Port I	Data O	ut Registe	er								. 1127
		GPIO_Px_D												
	32.5.6	GPIO_Px_D	IN - Port Da	ıta in R	egister .									. 1128
	32.5.7	GPIO_Px_P	INLOCKN -	Port U	nlocked P	ins Regis	ter .							. 1128
	32.5.8	GPIO_Px_O	VTDIS - Ov	er Volta	age Disab	le for All I	Modes							. 1129
	32.5.9	GPIO_EXTII	PSELL - Ext	ernal li	nterrupt P	ort Select	Low F	Register						. 1130
	32.5.10	GPIO_EXT	IPSELH - E	xternal	Interrupt	Port Sele	ct Higl	h Registe	er .					. 1133
	32.5.11	GPIO_EXT	IPINSELL -	Extern	al Interrup	t Pin Sele	ect Lov	w Regist	er .					. 1136
	32.5.12	GPIO_EXT	IPINSELH -	Exterr	nal Interru	pt Pin Sel	ect Hi	gh Regis	ster .					. 1139
	32.5.13	GPIO_EXT	TRISE - Exte	ernal Ir	iterrupt Ri	sing Edge	e Trigg	jer Regis	ster .					. 1141
	32.5.14	GPIO_EXT	IFALL - Exte	ernal Ir	iterrupt Fa	alling Edge	e Trigg	ger Regi	ster					. 1142
	32.5.15	GPIO_EXT	ILEVEL - EX	xternal	Interrupt I	Level Reg	jister							. 1143
	32.5.16	GPIO_IF -	Interrupt Fla	ıg Regi	ster									. 1144
	32.5.17	GPIO_IFS	- Interrupt F	lag Set	t Register									. 1144
	32 5 18	GPIO IFC	- Interrupt F	lag Cle	ar Regist	er			_					. 1145

	32.5.19 GPIO_IEN - Interrupt Enable Register	. 1146 . 1147
	32.5.22 GPIO_ROUTELOCU - I/O Routing Location Register 1	. 1149 . 1150
33.	APORT - Analog Port	. 1152
	33.1 Introduction	. 1152
	33.2 Features	. 1152
	33.3 Functional Description	. 1153
	33.3.3 Managing ABUSes	
34.	CSEN - Capacitive Sense Module	. 1159
	34.1 Introduction	
	34.2 Features	
	34.3 Timing	
	34.3.1 Clocks	
	34.3.2 Conversion Triggers	
	34.3.3 Shutdown and Warmup	. 1161
	34.4 Conversion Types	
	34.4.1 SAR Conversion Type	
	34.5 Input Configuration.	
	34.6 Converison Modes	
	34.6.2 Scan Conversions	
	34.6.3 Bonded Channel Conversions	
	34.7 Output Data	. 1168
	34.8 Low Frequency Noise Filter (Chopping)	. 1169
	34.9 Wake on Threshold and Exponential Moving Average	
	34.10 Analog Adjustments	
	34.10.1 Current Reference and Gain	
	34.10.2 Current Drive	. 1171
	34.10.3 Reset (Discharge) Timing	. 1171
	34.11 DMA Interface	. 1172
	34.12 Register Map	. 1173
	34.13 Register Description	. 1174
	34.13.1 CSEN_CTRL - Control	
	34.13.2 CSEN_TIMCTRL - Timing Control	
	34.13.3 CSEN_CMD - Command	
	34.13.4 CSEN_STATUS - Status	. 1179

	34.13.5	CSEN_PRSSEL - PRS Select	0
	34.13.6	CSEN_DATA - Output Data	31
	34.13.7	CSEN_SCANMASK0 - Scan Channel Mask 0	31
	34.13.8	CSEN_SCANINPUTSEL0 - Scan Input Selection 0	32
	34.13.9	CSEN_SCANMASK1 - Scan Channel Mask 1	34
	34.13.10	CSEN_SCANINPUTSEL1 - Scan Input Selection 1	35
	34.13.11	CSEN_APORTREQ - APORT Request Status	37
	34.13.12	CSEN_APORTCONFLICT - APORT Request Conflict	8
	34.13.13	CSEN_CMPTHR - Comparator Threshold	39
	34.13.14	CSEN_EMA - Exponential Moving Average	39
	34.13.15	CSEN_EMACTRL - Exponential Moving Average Control	0
	34.13.16	CSEN_SINGLECTRL - Single Conversion Control	1
	34.13.17	CSEN_DMBASELINE - Delta Modulation Baseline	2
	34.13.18	CSEN_DMCFG - Delta Modulation Configuration	13
	34.13.19	CSEN_ANACTRL - Analog Control	14
	34.13.20	CSEN_IF - Interrupt Flag	15
	34.13.21	CSEN_IFS - Interrupt Flag Set	16
	34.13.22	CSEN_IFC - Interrupt Flag Clear	7
	34.13.23	CSEN_IEN - Interrupt Enable	8
35. Rev	vision Hi	story	9
Append	dix 1. Ah	obreviations	'n

#### 1. About This Document

#### 1.1 Introduction

This document contains reference material for the EFR32xG12 Wireless Gecko devices. All modules and peripherals in the EFR32xG12 Wireless Gecko devices are described in general terms. Not all modules are present in all devices and the feature set for each device might vary. Such differences, including pinout, are covered in the device data sheets and applicable errata documents.

#### 1.2 Conventions

#### **Register Names**

Register names are given with a module name prefix followed by the short register name:

TIMERn\_CTRL - Control Register

The "n" denotes the module number for modules which can exist in more than one instance.

Some registers are grouped which leads to a group name following the module prefix:

GPIO Px DOUT - Port Data Out Register

The "x" denotes the different ports.

#### **Bit Fields**

Registers contain one or more bit fields which can be 1 to 32 bits wide. Bit fields wider than 1 bit are given with start (x) and stop (y) bit [y:x].

Bit fields containing more than one bit are unsigned integers unless otherwise is specified.

Unspecified bit field settings must not be used, as this may lead to unpredictable behaviour.

# **Address**

The address for each register can be found by adding the base address of the module found in the Memory Map (see Figure 4.2 System Address Space With Core and Code Space Listing on page 46), and the offset address for the register (found in module Register Map).

# **Access Type**

The register access types used in the register descriptions are explained in Table 1.1 Register Access Types on page 28.

Table 1.1. Register Access Types

Access Type	Description	
R	Read only. Writes are ignored	
RW	Readable and writable	
RW1	Readable and writable. Only writes to 1 have effect	
(R)W1	Sometimes readable. Only writes to 1 have effect. Currently only used for IFC registers (see 3.3.1.2 IFC Read-clear Operation)	
W1	Read value undefined. Only writes to 1 have effect	
W	Write only. Read value undefined.	
RWH	Readable, writable, and updated by hardware	
RW(nB), RWH(nB), etc.	"(nB)" suffix indicates that register explicitly does not support peripheral bit set or clear (see 4.2.3 Peripheral Bit Set and Clear)	
RW(a), R(a), etc.	"(a)" suffix indicates that register has actionable reads (see 6.3.7 Debugger Reads of Actionable Registers)	

#### **Number format**

0x prefix is used for hexadecimal numbers

**0b** prefix is used for binary numbers

Numbers without prefix are in decimal representation.

#### Reserved

Registers and bit fields marked with **reserved** are reserved for future use. These should be written to 0 unless otherwise stated in the Register Description. Reserved bits might be read as 1 in future devices.

#### **Reset Value**

The reset value denotes the value after reset.

Registers denoted with X have unknown value out of reset and need to be initialized before use. Note that read-modify-write operations on these registers before they are initialized results in undefined register values.

#### **Pin Connections**

Pin connections are given with a module prefix followed by a short pin name:

CMU\_CLKOUT1 (Clock management unit, clock output pin number 1)

The location for the pin names given in the module documentation can be found in the device-specific data sheet.

# 1.3 Related Documentation

Further documentation on the EFR32xG12 Wireless Gecko devices and the ARM Cortex-M4 can be found at the Silicon Labs and ARM web pages:

www.silabs.com

www.arm.com

# 2. System Overview





#### **Quick Facts**

#### What?

The EFR32 Wireless Gecko is a highly integrated, configurable and low power wireless System-on-Chip (SoC) with a robust set of MCU and radio peripherals.

# Why?

The radio enables support for zigbee, Thread, Bluetooth Low Energy (BLE) and Proprietary Protocols in 2.4 GHz and sub-GHz frequency bands while the MCU system allows customized protocols and applications to run efficiently.

#### How?

Dynamic or fixed packet lengths, optional address recognition, and flexible CRC and crypto schemes makes the EFR32xG12 Wireless Gecko ideal for many low power wireless IoT applications. High performance analog and digital peripherals allows complete applications to run on the EFR32xG12 Wireless Gecko SoC.

# 2.1 Introduction

The high level features of EFR32xG12 Wireless Gecko include:

- · High performance radio transceiver
  - · Dual-band operation
  - · Low power consumption in transmit, receive, and standby modes
  - Excellent receiver performance, including sensitivity, selectivity and blocking
  - Excellent transmitter performance, including programmable output power, low phase noise and PA ramping
  - Ultra Low Energy RF Detection for wake-up from any Energy Mode, through RFSENSE
- · Configurable protocol support, including standards and customer developed protocols
  - · Preamble and frame synchronization insertion in transmit and recovery in receive
  - · Flexible CRC support, including configurable polynomial and multiple CRCs for single data frames
  - · Basic address filtering performed in hardware
- · High performance, low power MCU system
  - · High Performance 32-bit ARM Cortex-M4 CPU
  - · Flexible and efficient energy management
  - · Complete set of digital peripherals
  - Peripheral Reflex System (PRS)
  - · Precision analog interfaces
- · Low external component count
  - Fully integrated 2.4 GHz BALUN
  - · Integrated tunable crystal loading capacitors

A further introduction to the MCU and radio system is included in the following sections.

#### Note:

Detailed performance numbers, current consumption, pinout etc. is available in the device data sheet.

# 2.2 Block Diagrams

The block diagram for the EFR32xG12 Wireless Gecko System-On-Chip series is shown in (Figure 2.1 EFR32xG12 Wireless Gecko System-On-Chip Block Diagram on page 31).




Figure 2.1. EFR32xG12 Wireless Gecko System-On-Chip Block Diagram

#### 2.3 MCU Features Overview

# · ARMCortex-M4 CPU platform

- · High Performance 32-bit processor @ up to 40 MHz
- · Memory Protection Unit
- · Wake-up Interrupt Controller

# Flexible Energy Management System

- 5 Energy Modes from EM0 to EM4 provide flexibility between higher performance and low power
- · Power routing configurations including DCDC control
- · Voltage Monitoring and Brown Out Detection
- · State Retention

# · Up to 1024 KB Flash

· Read-while-write support

#### Up to 256 KB RAM

# · Up to 65 General Purpose I/O pins

- Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- · Configurable peripheral I/O locations
- 16 asynchronous external interrupts
- · Output state retention and wake-up from Shutoff Mode

#### 8 Channel DMA Controller

· Alternate/primary descriptors with scatter-gather/ping-pong operation

## 12 Channel Peripheral Reflex System

· Autonomous inter-peripheral signaling enables smart operation in low energy modes

# CRYPTO Advanced Encryption Standard Accelerator

- AES encryption / decryption, with 128 or 256 bit keys
- Multiple AES modes of operation, including Counter (CTR), Galois/Counter Mode (GCM), Cipher Block Chaining (CBC), Cipher Feedback (CFB) and Output Feedback (OFB).
- Accelerated SHA-1 and SHA-2 (SHA-224 / SHA-256)
- · Accelerated Elliptic Curve Cryptography (ECC), with binary or prime fields
- Flexible 256-bit ALU and sequencer

#### True Random Number Generator (TRNG)

# General Purpose Cyclic Redundancy Check

- · Programmable 16-bit polynomial, fixed 32-bit polynomial
- · The General Purpose Cyclic Redundancy Check (GPCRC) module comes in addition to the radio CRC

# · Communication interfaces

- · 4 Universal Synchronous/Asynchronous Receiver/Transmitter
  - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S
  - · Triple buffered full/half-duplex operation
  - · Hardware flow control
  - · 4-16 data bits
- 1 Low Energy UART
  - Autonomous operation with DMA in Deep Sleep Mode
- 2I<sup>2</sup>C Interface with SMBus support
  - · Address recognition in Stop Mode

# · Timers/Counters

- · 2 16-bit Timer/Counter
  - 3 or 4 Compare/Capture/PWM channels
  - · Dead-Time Insertion on TIMER0
- · 2 32-bit Timer/Counter
  - · 3 or 4 Compare/Capture/PWM channels
  - · Dead-Time Insertion on WTIMER0
- · 16-bit Low Energy Timer
- · 32-bit Ultra Low Energy Timer/Counter (CRYOTIMER) for periodic wake-up from any Energy Mode

- · 32-bit Real-Time Counter and Calendar
- · 16+16+32 bit Protocol Timer
- · 3-Channel 16-bit Pulse Counter
  - · Asynchronous pulse counting/quadrature decoding
- · 2 Watchdog Timers with dedicated RC oscillator

# Ultra low power precision analog peripherals

- 12-bit 1 Msamples/s Analog to Digital Converter
  - · All APORT input channels available
  - · On-chip temperature sensor
  - · Single ended or differential operation
  - · Conversion tailgating for predictable latency
- · 12-bit 500 ksps Digital to Analog Converter
  - 2 single ended channels/1 differential channel
- · Up to 3 Operational Amplifiers
  - · Supports rail-to-rail inputs and outputs
  - · Programmable gain
- · Current Digital to Analog Converter
  - · Source or sink a configurable constant current
- 2 Analog Comparator
  - · Programmable speed/current
- · Capacitive Sense Module
  - · Supports multi-channel scan and multi-channel gang conversions
  - · Low power, fast response times
- · Analog Port

# · Low-energy sensor interface

- · Autonomous sensor monitoring in deep sleep mode
- · Wide range of supported sensors, including LC sensors and capacitive touch switches
- Ultra efficient Power-on Reset and Brown-Out Detector
- · Debug Interface
  - · 4-pin Joint Test Action Group (JTAG) interface
  - · 2-pin serial-wire debug (SWD) interface
  - · Embedded Trace Macrocell (ETM)

#### 2.4 Oscillators and Clocks

EFR32xG12 Wireless Gecko has six different oscillators integrated, as shown in Table 2.1 EFR32xG12 Wireless Gecko Oscillators on page 34.

Table 2.1. EFR32xG12 Wireless Gecko Oscillators

Oscillator	Frequency	Optional?	External components	Description
HFXO	38 MHz - 40 MHz	No	Crystal	High accuracy, low jitter high frequency crystal oscillator. Tunable crystal loading capacitors are fully integrated. The HFXO is required for all types of RF communication to be active.
HFRCO	1 MHz - 38 MHz	No	-	Medium accuracy RC oscillator, typically used for timing during startup of the HFXO and as a clock source as long as no RF communication is active.
AUXHFRCO	1 MHz - 38 MHz	No	-	Medium accuracy RC oscillator, typically used as alternative clock source for Analog to Digital Converter or Debug Trace.
LFRCO	32768 Hz	No	-	Medium accuracy frequency reference typically used for medium accuracy RTCC timing.
LFXO	32768 Hz	Yes	Crystal	High accuracy frequency reference typically used for high accuracy RTCC timing. Tunable crystal loading capacitors are fully integrated.
ULFRCO	1000 Hz	No	-	Ultra low frequency oscillator typically used for the watchdog timer.

The RC oscillators can be calibrated against either of the crystal oscillators in order to compensate for temperature and voltage supply variations. Hardware support is included to measure the frequency of various oscillators against each other.

Oscillator and clock management is available through the Clock Management Unit (CMU), see section 11. CMU - Clock Management Unit for details.

# 2.5 RF Frequency Synthesizer

The Fractional-N RF Frequency Synthesizer (SYNTH) provides a low phase noise LO signal to be used in both receive and transmit modes.

The capabilities of the SYNTH include:

- · High performance, low phase noise
- · Fast frequency settling
- · Fast and fully automated calibration
- · Sub 100 Hz frequency resolution across the supported frequency bands

# 2.6 Modulation Modes

EFR32xG12 Wireless Gecko supports a wide range of modulation modes in transmit and receive:

- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, MSK, GMSK, O-QPSK with half-sine shaping, ASK / OOK, DBPSK TX
- NRZ or Manchester support
- · UART mode over air for legacy protocols
- · Data rates ranging from 600 bps up to 2 Mbps
- Configurable frequency deviation
- · Configurable Direct Sequence Spread Spectrum (DSSS), with spread sequences up to 32 chips encoding up to 4 information bits
- · Configurable 4-FSK symbol encoding

#### 2.7 Transmit Mode

In transmit mode EFR32xG12 Wireless Gecko performs the following functionality:

- Automatic PA power ramping during the start and end of a frame transmit
- · Programmable output power
- · Optional preamble and synchronization word insertion
- Accurate transmit frame timing to support time synchronized radio protocols
- Optional Carrier Sense Multiple Access Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) hardware support
- Integrated transmit test modes, as described in 2.17 RF Test Modes

#### 2.8 Receive Mode

In receive mode EFR32xG12 Wireless Gecko performs the following functionality:

- A single-ended (2.4 GHz) or differential (Sub-GHz) LNA amplifies the input RF signal. The amplified signal is then mixed to a low-IF signal through the quadrature down-coversion mixer. Further signal filtering is performed before conversion to a digital signal through the I/Q ADC.
- Digitally configurable receiver bandwidth from 100 Hz to 2.5 MHz
- Timing recovery on received data, including simultaneous support for two different frame synchronization words
- Automatic frequency offset compensation, to compensate for carrier frequency offset between the transmitter and receiver
- · Support for a wide range of modulation formats as described in section 2.6 Modulation Modes

# 2.9 Data Buffering

EFR32xG12 Wireless Gecko supports buffered transmit and receive modes through its buffer controller (BUFC), with four individually configurable buffers. The BUFC uses the system RAM as storage, and each buffer can be individually configured with parameters such as:

- · Buffer size
- · Buffer interrupt thresholds
- · Buffer RAM location
- · Overflow and underflow detection

In receive mode, data following frame synchronization is moved directly from the demodulator to the buffer storage.

In transmit mode, data following the inserted preamble and synchronization word is moved directly from the buffer storage to the modulator.

#### 2.10 Unbuffered Data Transfer

For most system designs it is recommended to use the data buffering within EFR32xG12 Wireless Gecko to provide a convenient user interface.

In cases where data buffering within EFR32xG12 Wireless Gecko is not desired, it is possible to set up direct unbuffered data transfers using a single-pin or two-pin interface on EFR32xG12 Wireless Gecko. A bit clock output is provided on the Serial Clock (SC) output pin, and a serial bitstream is provided to EFR32xG12 Wireless Gecko in a transmit mode and from EFR32xG12 Wireless Gecko in a receive mode.

In unbuffered data transfer modes the hardware support provided by EFR32xG12 Wireless Gecko to perform preamble and frame synchronization insertion in transmit mode and detection in receive mode can still optionally be used.

# 2.11 Frame Format Support

EFR32xG12 Wireless Gecko has an extensive support for frame handling in transmit and receive modes, which allows effective handling of even advanced protocols. The support includes:

- Preamble and frame synchronization inserted into transmitted frames
- · Full frame synchronization of received frames
- Simple address matching of received frames in hardware, further configurable address and frame filtering supported through sequencer
- · Support for variable length frames
- · Automated CRC calculation and verification
- · Configurable bit ordering, with the most or least significant bit transmitted and received first

The frame format support is controlled by the Frame Controller (FRC).

#### 2.12 Hardware CRC Support

EFR32xG12 Wireless Gecko supports a configurable CRC generation in transmit and verification in receive mode:

- 8. 16. 24 or 32 bit CRC value
- · Configurable polynomial and initialization value
- · Optional inversion of CRC value over air
- · Configurable CRC byte ordering
- Support for multiple CRC values calculated and verified per transmitted or received frame
- The CRC module is typically controlled by the Frame Controller (FRC) for in-line operations in transmit and receive modes. Alternatively, the CRC module may be accessed directly from software to calculate and verify CRC data.

# 2.13 Convolutional Encoding / Decoding

EFR32xG12 Wireless Gecko includes hardware support for convolutional encoding and decoding, for forward error correction (FEC). This feature is performed by the Frame Controller (FRC) module:

- · Constraint length configurable up to 7, for the highest robustness
- Configurable puncturing, to achieve rates between 1/2 rate and full rate
- · Configurable soft decision or hard decision decoding
- Convolutional coding may be used together with the symbol interleaver to improve robustness against burst errors

# 2.14 Binary Block Encoding / Decoding

EFR32xG12 Wireless Gecko includes hardware support for binary block encoding and decoding, both performed real-time in the transmit and receive path. This is performed in the Frame Controller (FRC) module:

The block coding works on blocks of up to 16 bits of data and adds parity bits to be capable of single or multiple bit corrections by the receiver.

- · One or more parity bits can be added and verified
- · Bit error correction
- · Lookup-codes can be used to implement virtually any block coding scheme

## 2.15 Data Encryption and Authentication

EFR32xG12 Wireless Gecko has hardware support for AES encryption, decryption and authentication modes. These security operations can be performed on data in RAM or any data buffer, without further CPU intervention. The key size is 128 bits.

AES modes of operations directly supported by the EFR32xG12 Wireless Gecko hardware are listed in Table 2.2 AES Modes of Operation With Hardware Support on page 37. In addition to these modes, other modes can also be implemented by using combinations of modes. For example, the CCM mode can be implemented using the CTR and CBC-MAC modes in combination.

Table 2.2. AES Modes of Operation With Hardware Support

AES Mode	Encryption / Decryption	Authentication	Comment
ECB	Yes	-	Electronic Code Book
CTR	Yes	-	Counter mode
ССМ	Yes	Yes	Counter with CBC-MAC
CCM*	Yes	Yes	CCM with encryption-only and integrity-only capabilities
GCM	Yes	Yes	Galois Counter Mode
CBC	Yes	-	Cipher Block Chaining
CBC-MAC	-	Yes	Cipher Block Chaining, Message Authentication Code
CMAC	-	Yes	Cipher-based MAC
CFB	Yes	-	Cipher Feedback
OFB	Yes	-	Output Feedback

The CRYPTO module can operate directly on data buffers provided by the BUFC module. It is also possible to provide data directly from the embedded Cortex-M4 or via DMA.

A True Random Number Generator (TRNG) module is also included for additional security. The TRNG is a non-deterministic random number generator based on a full hardware solution, and is suitable for cryptographic key generation.

### 2.16 Timers

EFR32xG12 Wireless Gecko includes multiple timers, as can be seen from Table 2.3 EFR32xG12 Wireless Gecko Timers Overview on page 38.

Table 2.3. EFR32xG12 Wireless Gecko Timers Overview

Timer	Number of instances	Typical clock source	Overview
RTCC	1	Low frequency (LFXO or LFRCO)	32 bit Real Time Counter and Calendar, typically used to accurately time inactive periods in the radio communication protocol and enable wakeup on compare match.
PROTIMER	1	High frequency (HFXO or HFRCO)	16+16+32 bit Protocol Timer, typically used to accurately con- trol detailed RF protocol timing in transmit and receive modes.
TIMER	2	High frequency (HFXO or HFRCO)	16 bit general purpose timer.
WTIMER	2	High frequency (HFXO or HFRCO)	32 bit general purpose timer.
Systick timer	1	High frequency (HFXO or HFRCO)	32 bit systick timer integrated in the Cortex-M4. Typically used as an Operating System timer.
WDOG	2	Low frequency (LFXO, LFRCO or ULFRCO)	Watch dog timer. Once enabled, this module must be periodically accessed. If not, this is considered an error and the EFR32xG12 Wireless Gecko is reset in order to recover the system.
LETIMER	1	Low frequency (LFXO, LFRCO or ULFRCO)	Low energy general purpose timer.

Advanced interconnect features allows synchronization between timers. This includes:

- · Start / stop any high frequency timer synchronized with the RTCC
- Trigger RSM state transitions based on compare timer compare match, for instance to provide clock cycle accuracy on frame transmit timing


## 2.17 RF Test Modes

EFR32xG12 Wireless Gecko supports a wide range of RF test modes typically used for characterization and regulation compliance testing, including:

- · Unmodulated carrier transmit
- · Modulated carrier transmit, with internal configurable pseudo random data generator
- · Continuous data reception for Bit Error Rate (BER) measurements
- · Storing of raw receiver data to RAM
- · Transmit of raw frequency data from RAM

## 3. System Processor





### **Quick Facts**

### What?

The industry leading Cortex-M4 processor from ARM is the CPU in the EFR32xG12 Wireless Gecko devices.

## Why?

The ARM Cortex-M4 is designed for exceptionally short response time, high code density, and high 32-bit throughput while maintaining a strict cost and power consumption budget.

### How?

Combined with the ultra low energy peripherals available in EFR32xG12 Wireless Gecko devices, the Cortex-M4 processor's Harvard architecture, 3 stage pipeline, single cycle instructions, Thumb-2 instruction set support, and fast interrupt handling make it perfect for 8-bit, 16-bit, and 32-bit applications.

## 3.1 Introduction

The ARM Cortex-M4 32-bit RISC processor provides outstanding computational performance and exceptional system response to interrupts while meeting low cost requirements and low power consumption.

The ARM Cortex-M4 implemented is revision r0p1.

#### 3.2 Features

- · Harvard architecture
  - · Separate data and program memory buses (No memory bottleneck as in a single bus system)
- · 3-stage pipeline
- · Thumb-2 instruction set
  - · Enhanced levels of performance, energy efficiency, and code density
- · Single cycle multiply and hardware divide instructions
  - · 32-bit multiplication in a single cycle
  - · Signed and unsigned divide operations between 2 and 12 cycles
- · Atomic bit manipulation with bit banding
  - · Direct access to single bits of data
  - Two 1MB bit banding regions for memory and peripherals mapping to 32MB alias regions
  - Atomic operation, cannot be interrupted by other bus activities
- 1.25 DMIPS/MHz
- · Memory Protection Unit
  - · Up to 8 protected memory regions
- 24 bits System Tick Timer for Real Time OS
- · Excellent 32-bit migration choice for 8/16 bit architecture based designs
  - Simplified stack-based programmer's model is compatible with traditional ARM architecture and retains the programming simplicity of legacy 8-bit and 16-bit architectures
- · Alligned or unaligned data storage and access
  - · Contiguous storage of data requiring different byte lengths
  - · Data access in a single core access cycle
- · Integrated power modes
  - · Sleep Now mode for immediate transfer to low power state
  - · Sleep on Exit mode for entry into low power state after the servicing of an interrupt
  - · Ability to extend power savings to other system components
- · Optimized for low latency, nested interrupts

## 3.3 Functional Description

For a full functional description of the ARM Cortex-M4 implementation in the EFR32xG12 Wireless Gecko family, the reader is referred to the ARM Cortex-M4 documentation provided by ARM.

## 3.3.1 Interrupt Operation




Figure 3.1. Interrupt Operation

The interrupt request (IRQ) lines are connected to the Cortex-M4. Each of these lines (shown in Table 3.1 Interrupt Request Lines (IRQ) on page 42) is connected to one or more interrupt flags in one or more modules. The interrupt flags are set by hardware on an interrupt condition. It is also possible to set/clear the interrupt flags through the IFS/IFC registers. Each interrupt flag is then qualified with its own interrupt enable bit (IEN register), before being OR'ed with the other interrupt flags to generate the IRQ. A high IRQ line will set the corresponding pending bit (can also be set/cleared with the SETPEND/CLRPEND bits in ISPR0/ICPR0) in the Cortex-M4 NVIC. The pending bit is then qualified with an enable bit (set/cleared with SETENA/CLRENA bits in ISER0/ICER0) before generating an interrupt request to the core. Figure 3.1 Interrupt Operation on page 41 illustrates the interrupt system. For more information on how the interrupts are handled inside the Cortex-M4, the reader is referred to the ARM Cortex-M4 Technical Reference Manual.

### 3.3.1.1 Avoiding Extraneous Interrupts

There can be latencies in the system such that clearing an interrupt flag could take longer than leaving an Interrupt Service Routine (ISR). This can lead to the ISR being re-entered as the interrupt flag has yet to clear immediately after leaving the ISR. To avoid this, when clearing an interrupt flag at the end of an ISR, the user should execute ARM's Data Synchronization Barrier (DSB) instruction. Another approach is to clear the interrupt flag immediately after identifying the interrupt source and then service the interrupt as shown in the pseudo-code below. The ISR typically is sufficiently long to more than cover the few cycles it may take to clear the interrupt status, and also allows the status to be checked for further interrupts before exiting the ISR.

```
irqXServiceRoutine() {
   do {
     clearIrqXStatus();
     serviceIrqX();
   } while(irqXStatusIsActive());
}
```

### 3.3.1.2 IFC Read-clear Operation

In addition to the normal interrupt setting and clearing operations via the IFS/IFC registers, there is an additional atomic Read-clear operation that can be enabled by setting IFCREADCLEAR=1 in the MSC\_CTRL register. When enabled, reads of peripheral IFC registers will return the interrupt vector (mirroring the IF register), while at the same time clearing whichever interrupt flags are set. This operation is functionally equivalent to reading the IF register and then writing the result immediately back to the IFC register.

## 3.3.2 Interrupt Request Lines (IRQ)


Table 3.1. Interrupt Request Lines (IRQ)

IRQ#	Source(s)
0	EMU
2	WDOG0
3	WDOG1
9	LDMA
10	GPIO_EVEN
11	TIMER0
12	USART0_RX
13	USART0_TX
14	ACMP0
	ACMP1
15	ADC0
16	IDAC0
17	I2C0
18	GPIO_ODD
19	TIMER1
20	USART1_RX
21	USART1_TX
22	LEUART0
23	PCNT0
24	СМИ
25	MSC
26	CRYPTO0
27	LETIMER0
30	RTCC
32	CRYOTIMER
34	FPUEH
35	SMU
36	WTIMER0
37	WTIMER1
38	PCNT1
39	PCNT2
40	USART2_RX
41	USART2_TX
42	I2C1

IRQ#	Source(s)
43	USART3_RX
44	USART3_TX
45	VDAC0
46	CSEN
47	LESENSE
48	CRYPTO1
49	TRNG0

## 4. Memory and Bus System





### **Quick Facts**

### What?

A low latency memory system including low energy Flash and RAM with data retention which makes the energy modes attractive.

## Why?

RAM retention reduces the need for storing data in Flash and enables frequent use of the ultra low energy modes EM2 Deep Sleep and EM3 Stop.

### How?

Low energy and non-volatile Flash memory stores program and application data in all energy modes and can easily be reprogrammed in system. Low leakage RAM with data retention in EM0 Active to EM3 Stop removes the data restore time penalty, and the DMA ensures fast autonomous transfers with predictable response time.

#### 4.1 Introduction

The EFR32xG12 Wireless Gecko contains an AMBA AHB Bus system to allow bus masters to access the memory mapped address space. A multilayer AHB bus matrix connects the 5 master bus interfaces to the AHB slaves (Figure 4.1 EFR32xG12 Wireless Gecko Bus System on page 45). The bus matrix allows several AHB slaves to be accessed simultaneously. An AMBA APB interface is used for the peripherals, which are accessed through an AHB-to-APB bridge connected to the AHB bus matrix. The 5 AHB bus masters are:

- Cortex-M4 ICode: Used for instruction fetches from Code memory (valid address range: 0x00000000 0x1FFFFFFF)
- Cortex-M4 DCode: Used for debug and data access to Code memory (valid address range: 0x00000000 0x1FFFFFFF)
- Cortex-M4 System: Used for data and debug access to system space. It can access entire memory space except Code memory (valid address range: 0x20000000 - 0xFFFFFFFF)
- DMA: Can access the entire memory space except the internal core memory region and the DMEM code region
- **Sequencer Code:** Used for instruction fetches and data accesses. Instruction fetches still come from data memory. (valid address range: 0x00000000 0x0FFFFFFF, 0x20000000 0x3FFFFFFF)
- Sequencer System: Can access entire memory space except internal core memory region and RAM code space (valid address range: 0x00000000 - 0x0FFFFFFF, 0x20000000 - 0xDFFFFFFF)
- BUFC: Can access general purpose SRAM (valid address range: 0x20000000 0x20FFFFFF)
- FRC: Can access general purpose SRAM (valid address range: 0x20000000 0x20FFFFFF)




Figure 4.1. EFR32xG12 Wireless Gecko Bus System

## 4.2 Functional Description

The memory segments are mapped together with the internal segments of the Cortex-M4 into the system memory map shown by Figure 4.2 System Address Space With Core and Code Space Listing on page 46.




Figure 4.2. System Address Space With Core and Code Space Listing

Additionally, the peripheral address map is detailed by Figure 4.3 System Address Space With Peripheral Listing on page 47.




Figure 4.3. System Address Space With Peripheral Listing

The embedded SRAM is located at address 0x20000000 in the memory map of the EFR32xG12 Wireless Gecko. When running code located in SRAM starting at this address, the Cortex-M4 uses the System bus interface to fetch instructions. This results in reduced performance as the Cortex-M4 accesses stack, other data in SRAM and peripherals using the System bus interface. To be able to run code from SRAM efficiently, the SRAM is also mapped in the code space at address 0x10000000.

When running code from this space, the Cortex-M4 fetches instructions through the I/D-Code bus interface, leaving the System bus interface for data access.

The SRAM mapped into the code space can however only be accessed by the CPU and not any other bus masters, e.g. DMA. See 4.5 SRAM for more detailed info on the system SRAM.

The Sequencer RAM is used by the Sequencer for both instructions and data. This RAM is also available for general use by most AHB masters.

### 4.2.1 Peripheral Non-Word Access Behavior

When writing to peripheral registers, all accesses are treated as 32-bit accesses. This means that writes to a register need to be large enough to cover all bits of register, otherwise, any uncovered bits may become corrupted from the partial-word transfer. Thus, the safest practice is to always do 32-bit writes to peripheral registers.

When reading, there is generally no issue with partial word accesses, however, note that any read action (e.g. FIFO popping) will be triggered regardless of whether the actual FIFO bit-field was included in the transfer size.

**Note:** The implementation of bit-banding in the core is such that bit-band accesses forward the transfer size info into the actual bus transfer size, so the same restrictions apply to bit-band accesses as apply to normal read/write accesses.

### 4.2.2 Bit-banding

The SRAM bit-band alias and peripheral bit-band alias regions are located at 0x22000000 and 0x42000000 respectively. Read and write operations to these regions are converted into masked single-bit reads and atomic single-bit writes to the embedded SRAM and peripherals of the EFR32xG12 Wireless Gecko.

Note: Bit-banding is only available through the CPU. No other AHB masters (e.g. DMA) can perform Bit-banding operations.

Using a standard approach to modify a single register or SRAM bit in the aliased regions, would require software to read the value of the byte, half-word or word containing the bit, modify the bit, and then write the byte, half-word or word back to the register or SRAM address. Using bit-banding, this can be done in a single operation, consuming only two bus cycles. As read-writeback, bit-masking and bit-shift operations are not necessary in software, code size is reduced and execution speed improved.

The bit-band regions allow each bit in the SRAM and Peripheral areas of the memory map to be addressed. To set or clear a bit in the embedded SRAM, write a 1 or a 0 to the following address:

bit\_address = 0x22000000 + (address - 0x20000000) · 32 + bit · 4

where address is the address of the 32-bit word containing the bit to modify, and bit is the index of the bit in the 32-bit word.

To modify a bit in the Peripheral area, use the following address:

bit address =  $0x42000000 + (address - 0x40000000) \cdot 32 + bit \cdot 4$ 

## 4.2.3 Peripheral Bit Set and Clear

The EFR32xG12 Wireless Gecko supports bit set and bit clear access to all peripherals except those listed in Table 4.1 Peripherals that Do Not Support Bit Set and Bit Clear on page 49. The bit set and bit clear functionality (also called Bit Access) enables modification of bit fields (single bit or multiple bit wide) without the need to perform a read-modify-write (though it is functionally equivalent). Also, the operation is contained within a single bus access (for HF peripherals), unlike the Bit-banding operation described in section 4.2.2 Bit-banding which consumes two bus accesses per operation. All AHB masters can utilize this feature.

The bit clear aliasing region starts at 0x44000000 and the bit set aliasing region starts at 0x46000000. Thus, to apply a bit set or clear operation, write the bit set or clear mask to the following addresses:

```
bit_clear_address = address + 0x04000000
bit_set_address = address + 0x06000000
```

For bit set operations, bit locations that are 1 in the bit mask will be set in the destination register:

```
register = (register OR mask)
```

For bit clear operations, bit locations that are 1 in the bit mask will be cleared in the destination register:

```
register = (register AND (NOT mask))
```

**Note:** It is possible to combine bit clear and bit set operations in order to arbitrarily modify multi-bit register fields, without affecting other fields in the same register. In this case, care should be taken to ensure that the field does not have intermediate values that can lead to erroneous behavior. For example, if bit clear and bit set operations are used to change an analog tuning register field from 25 to 26, the field would initially take on a value of zero. If the analog module is active at the time, this could lead to undesired behavior.

The peripherals listed in Table 4.1 Peripherals that Do Not Support Bit Set and Bit Clear on page 49 do not support Bit Access for any registers. All other peripherals do support Bit Access, however, there may be cases of certain registers that do not support it. Such registers have a note regarding this lack of support.

Table 4.1. Peripherals that Do Not Support Bit Set and Bit Clear

Module
EMU
RMU
CRYOTIMER
TRNG0

## 4.2.4 Peripherals

The peripherals are mapped into the peripheral memory segment, each with a fixed size address range according to Table 4.2 Peripherals on page 50, Table 4.3 Low Energy Peripherals on page 50 , and Table 4.4 Core Peripherals on page 51.

Table 4.2. Peripherals

Address Range	Module Name
0x400E6000 - 0x400E6400	PRS
0x40022000 - 0x40022400	SMU
0x4001F000 - 0x4001F400	CSEN
0x4001E000 - 0x4001E400	CRYOTIMER
0x4001D000 - 0x4001D400	TRNG0
0x4001C000 - 0x4001C400	GPCRC
0x4001A400 - 0x4001A800	WTIMER1
0x4001A000 - 0x4001A400	WTIMER0
0x40018400 - 0x40018800	TIMER1
0x40018000 - 0x40018400	TIMER0
0x40010C00 - 0x40011000	USART3
0x40010800 - 0x40010C00	USART2
0x40010400 - 0x40010800	USART1
0x40010000 - 0x40010400	USART0
0x4000C400 - 0x4000C800	I2C1
0x4000C000 - 0x4000C400	I2C0
0x4000A000 - 0x4000B000	GPIO
0x40008000 - 0x40008400	VDAC0
0x40006000 - 0x40006400	IDAC0
0x40002000 - 0x40002400	ADC0
0x40000400 - 0x40000800	ACMP1
0x40000000 - 0x40000400	ACMP0

Table 4.3. Low Energy Peripherals

Address Range	Module Name
0x40055000 - 0x40055400	LESENSE
0x40052400 - 0x40052800	WDOG1
0x40052000 - 0x40052400	WDOG0
0x4004E800 - 0x4004EC00	PCNT2
0x4004E400 - 0x4004E800	PCNT1
0x4004E000 - 0x4004E400	PCNT0
0x4004A000 - 0x4004A400	LEUART0
0x40046000 - 0x40046400	LETIMER0

Address Range	Module Name
0x40042000 - 0x40042400	RTCC

Table 4.4. Core Peripherals

Address Range	Module Name
0xE0041000 - 0xE0081000	ETM
0xE0000000 - 0xE0040000	CM4
0x400F0400 - 0x400F0800	CRYPTO1
0x400F0000 - 0x400F0400	CRYPTO0
0x400E2000 - 0x400E3000	LDMA
0x400E1000 - 0x400E1400	FPUEH
0x400E0000 - 0x400E0800	MSC

#### 4.2.5 Bus Matrix

The Bus Matrix connects the memory segments to the bus masters as detailed in 4.1 Introduction.

## 4.2.5.1 Arbitration

The Bus Matrix uses a round-robin arbitration algorithm which enables high throughput and low latency, while starvation of simultaneous accesses to the same bus slave are eliminated. Round-robin does not assign a fixed priority to each bus master. The arbiter does not insert any bus wait-states during peak interaction. However, one wait state is inserted for master accesses occurring after a prolonged inactive time. This wait state allows for increased power efficiency during master idle time.

## 4.2.5.2 Peripheral Access Performance

The Bus Matrix is a multi-layer energy optimized AMBA AHB compliant bus with an internal bandwidth of 5x a single AHB interface.

The Cortex-M4, DMA Controller, and peripherals (not peripherals in the low frequency clock domain) run on clocks which can be prescaled separately. Clocks and prescaling are described in more detail in 11. CMU - Clock Management Unit . This section describes the expected bus wait states for a peripheral based on its frequency relative to the HFCLK frequency. For this discussion, PERCLK refers to a selected peripheral's clock frequency, which is some integer division of the HFCLK frequency.

Another factor that effects the cycle latency of peripheral accesses is the Peripheral Access Wait Mode (WAITMODE in MSC\_CTRL) configuration, which is present in some parts in the EFR32 series. For instance, when set to WS0, a higher throughput (in terms of HFCLK cycles) is possible than with a higher wait state setting. However, this family of parts does not have configurable wait states. Instead, refer to the access performance information for WS0 for this device family.

### 4.2.5.2.1 WS0 Mode

In general, when accessing a peripheral, the latency in number of HFCLK cycles, not including master arbitration, is given by:

 $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK}$ , best-case write accesses  $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK} + 1$ , best-case read accesses  $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK} - 1$ , worst-case write accesses  $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK}$ , worst-case read accesses

where N<sub>slave cycles</sub> is the throughput of the slave's bus interface in number of PERCLK cycles per transfer, including any wait cycles introduced by the slave.

Figure 4.4. Bus Access Latency (General Case)

Note that a latency of  ${\bf 1}$  cycle corresponds to  ${\bf 0}$  wait states.

Additionally, for back-to-back accesses to the same peripheral, the throughput in number of cycles per transfer is given by:

 $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK}$ , write accesses  $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK}$ , read accesses

Figure 4.5. Bus Access Throughput (Back-to-Back Transfers)

Lastly, in the highest performing case, where PERCLK equals HFCLK and the slave does not introduce any additional wait states, the access latency in number of cycles is given by:

N<sub>bus cycles</sub> = 1, write accesses N<sub>bus cycles</sub> = 2, read accesses

Figure 4.6. Bus Access Latency (Max Performance)

### 4.2.5.2.2 WS1 Mode

In general, when accessing a peripheral, the latency in number of HFCLK cycles, not including master arbitration, is given by:

 $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK} + 2, \ best-case\ write\ accesses$   $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK} + 1, \ best-case\ read\ accesses$   $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK} + 1, \ worst-case\ write\ accesses$   $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK}, \ worst-case\ read\ accesses$ 

where N<sub>slave cycles</sub> is the throughput of the slave's bus interface in number of PERCLK cycles per transfer, including any wait cycles introduced by the slave.

Figure 4.7. Bus Access Latency (General Case)

Note that a latency of  ${\bf 1}$  cycle corresponds to  ${\bf 0}$  wait states.

Additionally, for back-to-back accesses to the same peripheral, the throughput in number of cycles per transfer is given by:

$$\begin{split} N_{bus\ cycles} &= max\{f_{HFCLK}/f_{PERCLK},\ 2\} + N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK},\ write\ accesses \\ N_{bus\ cycles} &= (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK},\ read\ accesses \end{split}$$

Figure 4.8. Bus Access Throughput (Back-to-Back Transfers)

Lastly, in the highest performing case, where PERCLK equals HFCLK and the slave does not introduce any additional wait states, the access latency in number of cycles is given by:

 $N_{bus\ cycles}$  = 3, write accesses  $N_{bus\ cycles}$  = 2, read accesses

Figure 4.9. Bus Access Latency (Max Performance)

## 4.2.5.2.3 Core Access Latency

Note that the cycle counts in the equations above is in terms of the HFCLK. When the core is prescaled from the bus clock, the core will see a reduced number of latency cycles given by:

 $N_{core\ cycles}$  = ceiling(  $N_{bus\ cycles} \cdot f_{HFCORECLK}/f_{HFCLK}$  ) where master arbitration is not included.

Figure 4.10. Core Access Latency

#### 4.2.5.3 Bus Faults

System accesses from the core can receive a bus fault in the following condition(s):

- The core attempts to access an address that is not assigned to any peripheral or other system device. These faults can be enabled or disabled by setting the ADDRFAULTEN bit appropriately in MSC\_CTRL.
- The core attempts to access a peripheral or system device that has its clock disabled. These faults can be enabled or disabled by setting the CLKDISFAULTEN bit appropriately in MSC\_CTRL.
- The bus times out during an access. For example, this could happen while trying to synchronize volatile read data during an LE
  peripheral access. See 11.3.1.1 HFCLK High Frequency Clock. These faults can be enabled or disabled by setting the TIMEOUTFAULTEN bit appropriately in MSC\_CTRL.

In addition to any condition-specific bus fault control bits, the bus fault interrupt itself can be enabled or disabled in the same way as all other internal core interrupts.

**Note:** The icache flush is not triggered at the event of a bus fault. As a result, when an instruction fetch results in a bus fault, invalid data may be cached. This means that the next time the instruction that caused the bus fault is fetched, the processor core will get the invalid cached data without any bus fault. In order to avoid invalid cached data propagation to the processor core, software should manually invalidate cache by writing 1 to MSC\_CMD\_INVCACHE bitfield at the event of a bus fault.

## 4.3 Access to Low Energy Peripherals (Asynchronous Registers)

The Low Energy Peripherals are capable of running when the high frequency oscillator and core system is powered off, i.e. in energy mode EM2 Deep Sleep and in some cases also EM3 Stop. This enables the peripherals to perform tasks while the system energy consumption is minimal.

The Low Energy Peripherals are listed in Table 4.3 Low Energy Peripherals on page 50.

All Low Energy Peripherals are memory mapped, with automatic data synchronization. Because the Low Energy Peripherals are running on clocks asynchronous to the high frequency system clock, there are some constraints on how register accesses are performed, as described in the following sections.

## 4.3.1 Writing

Every Low Energy Peripheral has one or more registers with data that needs to be synchronized into the Low Energy clock domain to maintain data consistency and predictable operation. There are two different synchronization mechanisms on the EFR32, immediate synchronization, and delayed synchronization. Immediate synchronization is available for the RTCC, LESENSE and LETIMER, and results in an immediate update of the target registers. Delayed synchronization is used for the remaining Low Energy Peripherals, and for these peripherals, a write operation requires 3 positive edges of the clock on the Low Energy Peripheral being accessed. Registers requiring synchronization are marked "Async Reg" in their description header.

Note: On the Gecko series of devices, all LE peripherals are subject to delayed synchronization.




Figure 4.11. Write Operation to Low Energy Peripherals

## 4.3.1.1 Delayed Synchronization

After writing data to a register which value is to be synchronized into the Low Energy Peripheral using delayed synchronization, a corresponding busy flag in the <module\_name>\_SYNCBUSY register (e.g. LETIMER\_SYNCBUSY) is set. This flag is set as long as synchronization is in progress and is cleared upon completion.

**Note:** Subsequent writes to the same register before the corresponding busy flag is cleared is not supported. Write before the busy flag is cleared may result in undefined behavior. In general the SYNCBUSY register only needs to be observed if there is a risk of multiple write access to a register (which must be prevented). It is not required to wait until the relevant flag in the SYNCBUSY register is cleared after writing a register. E.g., EM2 Deep Sleep can be entered directly after writing a register.

See Figure 4.12 Write Operation to Low Energy Peripherals on page 56 for an overview of the writing mechanism operation.




Figure 4.12. Write Operation to Low Energy Peripherals

## 4.3.1.2 Immediate Synchronization

In contrast to the peripherals with delayed synchronization, peripherals with immediate synchronization do not experience a delay from a value is written to it takes effect in the peripheral. They are updated immediately on the peripheral write access. If such a write is done close to an edge on the clock of the peripheral, the write is delayed to after the clock edge. This will introduce wait-states on the peripheral access.

Peripherals with immediate synchronization each have a SYNCBUSY register. Commands written to a peripheral with immediate synchronization are not executed before the first peripheral clock after the write. In this period, the SYNCBUSY flag for the command register is set, indicating that the command has not yet been performed. Secondly, to maintain compatibility with the Gecko series, the rest of the SYNCBUSY registers are also present, but these are always 0, indicating that register writes are always safe.

**Note:** If compatibility with the Gecko series is a requirement for a given application, the rules that apply to delayed synchronization with respect to SYNCBUSY should also be followed for the peripherals that support immediate synchronization.

## 4.3.2 Reading

When reading from a Low Energy Peripheral, the data read is synchronized regardless if it originates in the Low Energy clock domain or High Frequency clock domain. See Figure 4.13 Read Operation From Low Energy Peripherals on page 57 for an overview of the reading operation.

**Note:** Writing a register and then immediately reading the new value of the register may give the impression that the write operation is complete. This may not be the case. Refer to the SYNCBUSY register for correct status of the write operation to the Low Energy Peripheral.




Figure 4.13. Read Operation From Low Energy Peripherals

## 4.3.3 FREEZE Register

In all Low Energy Peripheral with delayed synchronization there is a <module\_name>\_FREEZE register (e.g. RTCC\_FREEZE). The register contains a bit named REGFREEZE. If precise control of the synchronization process is required, this bit may be utilized. When REGFREEZE is set, the synchronization process is halted allowing the software to write multiple Low Energy registers before starting the synchronization process, thus providing precise control of the module update process. The synchronization process is started by clearing the REGFREEZE bit.

Note: The FREEZE register is also present on peripherals with immediate synchronization, but there it has no effect

## 4.4 Flash

The Flash retains data in any state and typically stores the application code, special user data and security information. The Flash memory is typically programmed through the debug interface, but can also be erased and written to from software.

- Up to 1024 KB of memory
- Page size of 2 KB (minimum erase unit)
- · Minimum 10K erase cycles endurance
- Application code area organized as two equal-sized banks with bank address swap capabilites.
- · Greater than 10 years data retention at 85 °C
- · Lock-bits for memory protection
- · Data retention in any state

### **4.5 SRAM**

The primary task of the SRAM memory is to store application data. Additionally, it is possible to execute instructions from SRAM, and the DMA may be set up to transfer data between the SRAM, Flash and peripherals.

- · Up to 256 KB of memory
- · Bit-band access support
- · Set of RAM blocks may be powered down when not in use
- · Data retention of the entire memory in EM0 Active to EM3 Stop

The SRAM memory may be split among two or more different AHB slaves (e.g., RAM0, RAM1, ...) in order to allow simultaneous access to different sections of the memory from two different AHB masters. For example, the Cortex-M4 can access RAM0 while the DMA controller accesses RAM1 in parallel. See 4.1 Introduction for AHB slave connectivity details.

**Note:** The individual RAM sections may be smaller on some parts, however, the RAM AHB slaves maintain a contiguous address map. For example, if RAM0 is half-size on a part, then RAM1 is relocated to begin immediately after RAM0's last address. Using the provided software header files and linker scripts allows handling of this remapping in an autonomous manner.

## 4.6 DI Page Entry Map

The DI page contains production calibration data as well as device identification information. See the peripheral chapters for how each calibration value is to be used with the associated peripheral.

The offset address is relative to the start address of the DI page (see 7.3 Functional Description).

Offset	Name	Туре	Description
0x000	CAL	RO	CRC of DI-page and calibration temperature
0x020	EXTINFO	RO	External Component description
0x028	EUI48L	RO	EUI48 OUI and Unique identifier
0x02C	EUI48H	RO	OUI
0x030	CUSTOMINFO	RO	Custom information
0x034	MEMINFO	RO	Flash page size and misc. chip information
0x040	UNIQUEL	RO	Low 32 bits of device unique number
0x044	UNIQUEH	RO	High 32 bits of device unique number
0x048	MSIZE	RO	Flash and SRAM Memory size in kB
0x04C	PART	RO	Part description
0x050	DEVINFOREV	RO	Device information page revision
0x054	EMUTEMP	RO	EMU Temperature Calibration Information
0x060	ADC0CAL0	RO	ADC0 calibration register 0
0x064	ADC0CAL1	RO	ADC0 calibration register 1
0x068	ADC0CAL2	RO	ADC0 calibration register 2
0x06C	ADC0CAL3	RO	ADC0 calibration register 3
0x080	HFRCOCAL0	RO	HFRCO Calibration Register (4 MHz)
0x08C	HFRCOCAL3	RO	HFRCO Calibration Register (7 MHz)
0x098	HFRCOCAL6	RO	HFRCO Calibration Register (13 MHz)
0x09C	HFRCOCAL7	RO	HFRCO Calibration Register (16 MHz)
0x0A0	HFRCOCAL8	RO	HFRCO Calibration Register (19 MHz)
0x0A8	HFRCOCAL10	RO	HFRCO Calibration Register (26 MHz)
0x0AC	HFRCOCAL11	RO	HFRCO Calibration Register (32 MHz)
0x0B0	HFRCOCAL12	RO	HFRCO Calibration Register (38 MHz)
0x0E0	AUXHFRCOCAL0	RO	AUXHFRCO Calibration Register (4 MHz)
0x0EC	AUXHFRCOCAL3	RO	AUXHFRCO Calibration Register (7 MHz)
0x0F8	AUXHFRCOCAL6	RO	AUXHFRCO Calibration Register (13 MHz)
0x0FC	AUXHFRCOCAL7	RO	AUXHFRCO Calibration Register (16 MHz)
0x100	AUXHFRCOCAL8	RO	AUXHFRCO Calibration Register (19 MHz)
0x108	AUXHFRCOCAL10	RO	AUXHFRCO Calibration Register (26 MHz)
0x10C	AUXHFRCOCAL11	RO	AUXHFRCO Calibration Register (32 MHz)
0x110	AUXHFRCOCAL12	RO	AUXHFRCO Calibration Register (38 MHz)
0x140	VMONCAL0	RO	VMON Calibration Register 0

Offset	Name	Туре	Description
0x144	VMONCAL1	RO	VMON Calibration Register 1
0x148	VMONCAL2	RO	VMON Calibration Register 2
0x158	IDAC0CAL0	RO	IDAC0 Calibration Register 0
0x15C	IDAC0CAL1	RO	IDAC0 Calibration Register 1
0x168	DCDCLNVCTRL0	RO	DCDC Low-noise VREF Trim Register 0
0x16C	DCDCLPVCTRL0	RO	DCDC Low-power VREF Trim Register 0
0x170	DCDCLPVCTRL1	RO	DCDC Low-power VREF Trim Register 1
0x174	DCDCLPVCTRL2	RO	DCDC Low-power VREF Trim Register 2
0x178	DCDCLPVCTRL3	RO	DCDC Low-power VREF Trim Register 3
0x17C	DCDCLPCMPHYSSEL0	RO	DCDC LPCMPHYSSEL Trim Register 0
0x180	DCDCLPCMPHYSSEL1	RO	DCDC LPCMPHYSSEL Trim Register 1
0x184	VDAC0MAINCAL	RO	VDAC0 Cals for Main Path
0x188	VDAC0ALTCAL	RO	VDAC0 Cals for Alternate Path
0x18C	VDAC0CH1CAL	RO	VDAC0 CH1 Error Cal
0x190	OPA0CAL0	RO	OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1
0x194	OPA0CAL1	RO	OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1
0x198	OPA0CAL2	RO	OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1
0x19C	OPA0CAL3	RO	OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1
0x1A0	OPA1CAL0	RO	OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1
0x1A4	OPA1CAL1	RO	OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1
0x1A8	OPA1CAL2	RO	OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1
0x1AC	OPA1CAL3	RO	OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1
0x1B0	OPA2CAL0	RO	OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=1
0x1B4	OPA2CAL1	RO	OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=1
0x1B8	OPA2CAL2	RO	OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=1
0x1BC	OPA2CAL3	RO	OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=1
0x1C0	CSENGAINCAL	RO	Cap Sense Gain Adjustment
0x1D0	OPA0CAL4	RO	OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0
0x1D4	OPA0CAL5	RO	OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0
0x1D8	OPA0CAL6	RO	OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0
0x1DC	OPA0CAL7	RO	OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0
0x1E0	OPA1CAL4	RO	OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0
0x1E4	OPA1CAL5	RO	OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0
0x1E8	OPA1CAL6	RO	OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0
0x1EC	OPA1CAL7	RO	OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0
0x1F0	OPA2CAL4	RO	OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=0
0x1F4	OPA2CAL5	RO	OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=0

Offset	Name	Туре	Description
0x1F8	OPA2CAL6	RO	OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=0
0x1FC	OPA2CAL7	RO	OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=0

# 4.7 DI Page Entry Description

# 4.7.1 CAL - CRC of DI-page and calibration temperature

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	=	10	6	ω	7	9	5	4	က	2	_	0
Access													2			•			•				•		2				•			
Name												QV L	<u>_</u> ⊒											C	) Y							

Bit	Name	Access	Description
31:24	Reserved	Reserved for futu	ire use
23:16	TEMP	RO	Calibration temperature as an usigned int in DegC (25 = 25DegC)
15:0	CRC	RO	CRC of DI-page (CRC-16-CCITT)

# 4.7.2 EXTINFO - External Component description

Offset		Bit Po	sition	
0x020	31 30 29 27 27 26 26 27 27 27 27 27 27 28	23 22 21 20 20 19 18 17	6 9 9 8	r 0 2 4 8 7 0
Access		RO	RO	S S
Name			ECTION	
Name		REV	CONNE	TYPE

Bit	Name	Access	Description
31:24	Reserved	Reserved for fu	
31.24			
23:16	REV	RO	MCM Revision
	Value	Mode	Description
	1	REV1	Revision 1
	255	NONE	No external component present
15:8	CONNECTION	RO	Connection protocal to external interface
	Value	Mode	Description
	1	SPI	SPI control interface
	255	NONE	None
7:0	TYPE	RO	
	External Component		
	Value	Mode	Description
	1	IS25LQ040B	IS25LQ040B-JWLE1 512kB Serial Flash
	2	AT25S041	AT25S041-DWFHT 512kB Serial Flash
	255	NONE	None

## 4.7.3 EUI48L - EUI48 OUI and Unique identifier

Offset		Bit Position
0x028	31 33 33 33 34 35 35 35 35 35 35 35 35 35 35 35 35 35	0 - 7 2 3 4 2 2 6 4 8 8 7 9 9 1 7 2 3 4 2 9 8 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
Access	RO	S S
Name	OUI48L	UNIQUEID

Bit	Name	Access	Description
31:24	OUI48L	RO	Lower Octet of EUI48 Organizationally Unique Identifier
23:0	UNIQUEID	RO	Unique identifier

## 4.7.4 EUI48H - OUI

Offset	Bit Po	sition
0x02C	33 33 34 35 37 37 37 37 37 37 37 37 37 37 37 37 37	7       4       6       4       6       7       7       7       8       8       8       8       9       9       9       10 <t< th=""></t<>
Access		8
Name		О UI48H

Bit	Name	Access	Description
31:16	Reserved	Reserved for futu	ire use
15:0	OUI48H	RO	Upper two Octets of EUI48 Organizationally Unique Identifier

## 4.7.5 CUSTOMINFO - Custom information

Offset															Bi	t Po	ositi	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Access			'		•	•			2	l	•					'		•						•			'		'			
Name								CIAFOAO																								

Bit	Name	Access	Description					
31:16	PARTNO	RO	Custom part identifier as unsigned integer (e.g. 903) 65535 for standard product					
15:0	Reserved	Reserved for	ture use					

## 4.7.6 MEMINFO - Flash page size and misc. chip information

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access			•		2		•		8 8 8																							
Name				ELACH BAGE CIZE	ן האארן ו							FAICONIA								HOVE	_ - T								TEMPGRADE			

Bit	Name	Access	Description
31:24	FLASH_PAGE_SIZE	RO	Flash page size in bytes coded as 2 ^ ((MEM_IN-FO_PAGE_SIZE + 10) & 0xFF). le. the value 0xFF = 512 bytes.
23:16	PINCOUNT	RO	Device pin count as unsigned integer (eg. 48)
15:8	PKGTYPE	RO	Package Identifier as character
	Value	Mode	Description
	74	WLCSP	WLCSP package
	76	BGA	BGA package
	77	QFN	QFN package
	81	QFP	QFP package
7:0	TEMPGRADE	RO	Temperature Grade of product as unsigned integer enumeration
	Value	Mode	Description
	0	N40TO85	-40 to 85degC
	1	N40TO125	-40 to 125degC
	2	N40TO105	-40 to 105degC
	3	N0TO70	0 to 70degC

## 4.7.7 UNIQUEL - Low 32 bits of device unique number

Offset	Bit Position											
0x040	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
Access	0											
Name	UNIQUEL											

Bit	Name	Access	Description
31:0	UNIQUEL	RO	Low 32 bits of device unique number

## 4.7.8 UNIQUEH - High 32 bits of device unique number

Offset	Bit Position										
0x044	0 1 2 3 4 5 6 7 8 8 9 10 11 12 13 14 15 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18										
Access	8										
Name	UNIQUEH										

Bit	Name	Access	Description
31:0	UNIQUEH	RO	High 32 bits of device unique number

## 4.7.9 MSIZE - Flash and SRAM Memory size in kB

Offset	Bit P	osition
0x048	33 31 32 30 30 31 31 32 31 32 31 32 31 32 31 31 32 31 31 31 31 31 31 31 31 31 31 31 31 31	15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Access	S S	O <sub>2</sub>
Name	SRAM	FLASH

Bit	Name	Access	Description
31:16	SRAM	RO	Ram size, kbyte count as unsigned integer (eg. 16)
15:0	FLASH	RO	Flash size, kbyte count as unsigned integer (eg. 128)

# 4.7.10 PART - Part description

Offset															Bi	i Po	sitio	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	5 4 6 5 7 5					6	8	7	9	5	4	က	2	_	0
Access		& & & & & & & & & & & & & & & & & & &																														
Name				730 000	_i								7 - 1 AWIE											L	DEVICE_NUMBER							

	PRG	DE/	DEV
Bit	Name	Access	Description
31:24	PROD_REV	RO	Production revision as unsigned integer
23:16	DEVICE_FAMILY	RO	Device Family
	Value	Mode	Description
	16	EFR32MG1P	EFR32 Mighty Gecko Family Series 1 Device Config 1
	17	EFR32MG1B	EFR32 Mighty Gecko Family Series 1 Device Config 1
	18	EFR32MG1V	EFR32 Mighty Gecko Family Series 1 Device Config 1
	19	EFR32BG1P	EFR32 Blue Gecko Family Series 1 Device Config 1
	20	EFR32BG1B	EFR32 Blue Gecko Family Series 1 Device Config 1
	21	EFR32BG1V	EFR32 Blue Gecko Family Series 1 Device Config 1
	25	EFR32FG1P	EFR32 Flex Gecko Family Series 1 Device Config 1
	26	EFR32FG1B	EFR32 Flex Gecko Family Series 1 Device Config 1
	27	EFR32FG1V	EFR32 Flex Gecko Family Series 1 Device Config 1
	28	EFR32MG12P	EFR32 Mighty Gecko Family Series 1 Device Config 2
	29	EFR32MG12B	EFR32 Mighty Gecko Family Series 1 Device Config 2
	30	EFR32MG12V	EFR32 Mighty Gecko Family Series 1 Device Config 2
	31	EFR32BG12P	EFR32 Blue Gecko Family Series 1 Device Config 2
	32	EFR32BG12B	EFR32 Blue Gecko Family Series 1 Device Config 2
	33	EFR32BG12V	EFR32 Blue Gecko Family Series 1 Device Config 2
	37	EFR32FG12P	EFR32 Flex Gecko Family Series 1 Device Config 2
	38	EFR32FG12B	EFR32 Flex Gecko Family Series 1 Device Config 2
	39	EFR32FG12V	EFR32 Flex Gecko Family Series 1 Device Config 2
	40	EFR32MG13P	EFR32 Mighty Gecko Family Series 1 Device Config 3
	41	EFR32MG13B	EFR32 Mighty Gecko Family Series 1 Device Config 3
	42	EFR32MG13V	EFR32 Mighty Gecko Family Series 1 Device Config 3
	43	EFR32BG13P	EFR32 Blue Gecko Family Series 1 Device Config 3
	44	EFR32BG13B	EFR32 Blue Gecko Family Series 1 Device Config 3

Bit	Name	Access	Description
	45	EFR32BG13V	EFR32 Blue Gecko Family Series 1 Device Config 3
	49	EFR32FG13P	EFR32 Flex Gecko Family Series 1 Device Config 3
	50	EFR32FG13B	EFR32 Flex Gecko Family Series 1 Device Config 3
	51	EFR32FG13V	EFR32 Flex Gecko Family Series 1 Device Config 3
	52	EFR32MG14P	EFR32 Mighty Gecko Family Series 1 Device Config 4
	53	EFR32MG14B	EFR32 Mighty Gecko Family Series 1 Device Config 4
	54	EFR32MG14V	EFR32 Mighty Gecko Family Series 1 Device Config 4
	55	EFR32BG14P	EFR32 Blue Gecko Family Series 1 Device Config 4
	56	EFR32BG14B	EFR32 Blue Gecko Family Series 1 Device Config 4
	57	EFR32BG14V	EFR32 Blue Gecko Family Series 1 Device Config 4
	61	EFR32FG14P	EFR32 Flex Gecko Family Series 1 Device Config 4
	62	EFR32FG14B	EFR32 Flex Gecko Family Series 1 Device Config 4
	63	EFR32FG14V	EFR32 Flex Gecko Family Series 1 Device Config 4
	71	EFM32G	EFM32 Gecko Device Family
	71	G	EFM32 Gecko Device Family
	72	EFM32GG	EFM32 Giant Gecko Device Family
	72	GG	EFM32 Giant Gecko Device Family
	73	TG	EFM32 Tiny Gecko Device Family
	73	EFM32TG	EFM32 Tiny Gecko Device Family
	74	EFM32LG	EFM32 Leopard Gecko Device Family
	74	LG	EFM32 Leopard Gecko Device Family
	75	EFM32WG	EFM32 Wonder Gecko Device Family
	75	WG	EFM32 Wonder Gecko Device Family
	76	ZG	EFM32 Zero Gecko Device Family
	76	EFM32ZG	EFM32 Zero Gecko Device Family
	77	HG	EFM32 Happy Gecko Device Family
	77	EFM32HG	EFM32 Happy Gecko Device Family
	81	EFM32PG1B	EFM32 Pearl Gecko Family Series 1 Device Config 1
	83	EFM32JG1B	EFM32 Jade Gecko Family Series 1 Device Config 1
	85	EFM32PG12B	EFM32 Pearl Gecko Family Series 1 Device Config 2
	87	EFM32JG12B	EFM32 Jade Gecko Family Series 1 Device Config 2
	100	EFM32GG11B	EFM32 Giant Gecko Family Series 1 Device Config 1
	103	EFM32TG11B	EFM32 Tiny Gecko Family Series 1 Device Config 1
	120	EZR32LG	EZR32 Leopard Gecko Device Family
	121	EZR32WG	EZR32 Wonder Gecko Device Family
	122	EZR32HG	EZR32 Happy Gecko Device Family

Bit	Name	Access	Description
15:0	DEVICE_NUMBER	RO	Part number as unsigned integer (e.g. 233 for EFR32BG1P <b>233</b> F256GM48-B0)

# 4.7.11 DEVINFOREV - Device information page revision

Offset															Bi	t Po	sitio	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	6	5	4	က	2	1	0
Access																												0	2			
																												)   	2			
Name																												C III				
																												Ĺ	) L			

Bit	Name	Access	Description
31:8	Reserved	Reserved for futu	ure use
7:0	DEVINFOREV	RO	DEVINFO layout revision as unsigned integer (initially 1)

# 4.7.12 EMUTEMP - EMU Temperature Calibration Information

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Access																													2			
Name																												MOCAGATT	O P I I I I I I I I I I I I I I I I I I			

Bit	Name	Access	Description
31:8	Reserved	Reserved for futu	re use
7:0	EMUTEMPROOM	RO	EMU_TEMP temperature reading at room

# 4.7.13 ADC0CAL0 - ADC0 calibration register 0

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access			O <sub>V</sub>								2			0	2	•					RO						2			S C	2	
Name					GAIN2V5					ALCOHOLDER LANGE	OFF SEL2V			A/VCTT00TTO	)   						GAIN1V25					ACVET DEFORMANCE AND A SERVICE				OFFSFT1V25	- - - )	

Bit	Name	Access	Description
31	Reserved	Reserved for	future use
30:24	GAIN2V5	RO	Gain for 2.5V reference
23:20	NEGSEOFFSET2V5	RO	Negative single ended offset for 2.5V reference
19:16	OFFSET2V5	RO	Offset for 2.5V reference
15	Reserved	Reserved for	future use
14:8	GAIN1V25	RO	Gain for 1.25V reference
7:4	NEGSEOFFSET1V25	RO	Negative single ended offset for 1.25V reference

# 4.7.14 ADC0CAL1 - ADC0 calibration register 1

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	5	4	က	2	_	0
Access		RO								(	2				2	•					RO					(	2			RO C	)	
Name					GAIN5VDIFF					) H	NEGSEOFFSEISVUIFF			OFFORTEVOICE	2						GAINVDD					L (	NEGSEOFFSEIVDD			OFESETVDD	   	

Bit	Name	Access	Description
31	Reserved	Reserved for	future use
30:24	GAIN5VDIFF	RO	Gain for for 5V differential reference
23:20	NEGSEOFFSET5VDIFF	RO	Negative single ended offset with for 5V differential reference
19:16	OFFSET5VDIFF	RO	Offset for 5V differential reference
15	Reserved	Reserved for	future use
14:8	GAINVDD	RO	Gain for VDD reference
7:4	NEGSEOFFSETVDD	RO	Negative single ended offset for VDD reference
3:0	OFFSETVDD	RO	Offset for VDD reference

## 4.7.15 ADC0CAL2 - ADC0 calibration register 2

Offset															Ві	t Po	siti	on														
0x068	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	7	_	0
Access			•	•	•		•							•	•					•						0	2	•			2	
Name																											1 2 A V D			OFFSETOXYOR	01127400	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:24	Reserved	Reserved for futu	ire use
23:20	Reserved	Reserved for futu	ire use
19:16	Reserved	Reserved for futu	ire use
15:8	Reserved	Reserved for futu	ire use
7:4	NEGSEOFFSET2XVDD	RO	Negative single ended offset for 2XVDD reference
3:0	OFFSET2XVDD	RO	Offset for 2XVDD reference
0.0	0.10212/(00)	110	Chock for EXVED foldronds

# 4.7.16 ADC0CAL3 - ADC0 calibration register 3

Offset															Bi	t Po	siti	on														
0x06C	33	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Access																							RO									
																							V25 									
Name																							AD1									
Name																							TEMPRE									
																							≥ L L									

Bit	Name	Access	Description
31:16	Reserved	Reserved for	future use
15:4	TEMPREAD1V25	RO	Result of a temperature sensor conversion at 25C using the 1V25 reference
3:0	Reserved	Reserved for	future use

# 4.7.17 HFRCOCAL0 - HFRCO Calibration Register (4 MHz)

Offset			Bit Position		
0x080	30 30 29 28	27 28 24 27 27 27 27 27 27 27 27 27 27 27 27 27	20 61 18 17 17 14 17 17 17 17 17 17 17 17 17 17 17 17 17	11 11 12 13 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16	0 0 4 6 7 - 0
Access	RO	8 8 8 8 8 8 9 8 9 8 9 8 9 8 9 9 9 9 9 9	RO	RO	RO
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.18 HFRCOCAL3 - HFRCO Calibration Register (7 MHz)

Offset		Bit Position									
0x08C	330 330 239 239 239	27 28 24 27 27 27 27 27 27 27 27 27 27 27 27 27	20 61 18 17 17 14 17 17 17 17 17 17 17 17 17 17 17 17 17	11 11 12 13 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16	0 0 4 6 7 - 0						
Access	RO	8 8 8 8 8 8 9 8 9 8 9 8 9 8 9 9 9 9 9 9	RO	RO	RO						
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING						

Bit	Name	Access	Description								
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference								
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning								
26:25	CLKDIV	RO	HFRCO Clock Output Divide								
24	LDOHP	RO	HFRCO LDO High Power Mode								
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current								
20:16	FREQRANGE	RO	HFRCO Frequency Range								
15:14	Reserved	Reserved for fu	uture use								
13:8	FINETUNING										
7	Reserved	Reserved for fu	uture use								
6:0	TUNING	RO	HFRCO Tuning Value								

## 4.7.19 HFRCOCAL6 - HFRCO Calibration Register (13 MHz)

Offset		Bit Position								
0x098	30 30 28 28	27 26 25 27 27 23 23 21 21 21	20 19 17 17 15 17	13 13 14 17 17 17 17 17 17 17 17 17 17 17 17 17	ω ω 4 κ α τ ο					
Access	RO	0 0 0 0	RO	RO	RO					
Name	VREFTC	FINETUNINGEN CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING					

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.20 HFRCOCAL7 - HFRCO Calibration Register (16 MHz)

Offset		Bit Position																															
0x09C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	3	2	_	0	
Access			2	•	RO	0	2	RO		RO			8						RO							RO							
Name		VBEETC.	_		FINETUNINGEN	210	CLKUIV	LDOHP		CMPBIAS				FREQRANGE							F								TUNING				

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ure use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ure use
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.21 HFRCOCAL8 - HFRCO Calibration Register (19 MHz)

Offset		Bit Position								
0x0A0	30 30 28 28	27 26 27 23 23 23 21 22 22	20 19 19 17 17 17 17 17 17 17 17 17 17 17 17 17	13 13 13 14 15 17 17 18 18	0 ω 4 m 0 t 0					
Access	RO	8 8 8 8 8 9 8 9 9 9 9 9 9 9 9 9 9 9 9 9	RO	RO	RO					
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING					

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.22 HFRCOCAL10 - HFRCO Calibration Register (26 MHz)

Offset		Bit Position								
0x0A8	31 30 29 28 27	25 25 25 27 23 23 23 23 23 23 23 23 23 23 23 24 24 25 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	20 20 19 17 17 14 15 17 17 17 17 17 17 17 17 17 17 17 17 17	13 13 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 7 - 0					
Access	80 RO	8 8 8	S S	NO NO	S O					
Name	VREFTC	A A S	FREQRANGE	FINETUNING	TUNING					

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for	future use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for	future use
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.23 HFRCOCAL11 - HFRCO Calibration Register (32 MHz)

Offset		Bit Position																																
0x0AC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4 6 7 7 7 8				8	7	9	0 2 4 8 7 -									
Access			2		RO	C	2	RO		RO			8						RO								02							
Name		OF 3 B S	-		FINETUNINGEN	2 2	CLKDIV	LDOHP		CMPBIAS			FREQRANGE								F								TUNING					

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for	future use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for	future use
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.24 HFRCOCAL12 - HFRCO Calibration Register (38 MHz)

Offset			Bit Position		
0x0B0	330 239 229 228 227	22 23 24 27 27 27 27 23 23 23 23 23 23 23 23 23 23 23 23 23	20 10 11 11 11 12 14 14	13 13 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 0 - 0
Access	RO RO	8 8 8 8 0	NO NO	RO	S O
Name	VREFTC	IV HP SIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for future use	
6:0	TUNING	RO	HFRCO Tuning Value

## 4.7.25 AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 MHz)

Offset			Bit Position		
0x0E0	330 29 28	27 26 27 23 23 23 21	20 19 19 17 14 15 17 19 17	13 13 14 15 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 7 - 0
Access	RO	8 8 8 8 8 9 9 9	NO NO	RO	RO
Name	.TC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for future use	
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.26 AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 MHz)

Offset		Bit Po	sition	
0x0EC	30 30 29 28 27 27 26 26	22 23 23 54 50 10 10 10 10 10 10 10 10 10 10 10 10 10	15       4       17       17       17       10       0	- 0 r 4 w 7 - 0
Access	8 8 8 8 8	0	RO	S S
Name	VREFTC FINETUNINGEN CLKDIV	LDOHP CMPBIAS FREQRANGE	FINETUNING	ÐNING

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for future use	
6:0	TUNING	RO	AUXHFRCO Tuning Value

### 4.7.27 AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 MHz)

Offset			Bit Position		
0x0F8	31 30 29 28 27	25 25 25 27 23 23 23 23 23 23 23 23 23 23 23 23 23	20 19 19 17 14 15 17 19 17	13 13 13 14 15 17 17 18 18	0 0 4 6 7 - 0
Access	RO RO	8	RO	RO	RO
Name	VREFTC	IV HP SIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	re use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	re use
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.28 AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 MHz)

Offset		Bit Po	sition	
0x0FC	30 30 29 29 27 27 26 26	22 23 23 24 20 19 19 19 19 19 19 19 19 19 19 19 19 19	15       4       12       12       11       11       10	· 0 r 4 w 7 - 0
Access	8 8 8 8 8	0	RO	RO
Name	VREFTC FINETUNINGEN CLKDIV	LDOHP CMPBIAS FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for future use	
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.29 AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 MHz)

Offset			Bit Position		
0x100	31 30 29 28 27	25 24 25 25 27 23 23 23 23 23	20 19 10 10 10 10 10 10 10 10 10 10 10 10 10	11 11 12 13 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16	0 0 4 6 0 - 0
Access	RO RO	0	NO NO	NO NO	RO
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for fut	ure use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for fut	ure use
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.30 AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 MHz)

Offset														Ві	t Po	siti	on														
0x108	31 30 30 30 30 30 30 30 30 30 30 30 30 30				21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0					
Access			2		RO	C	2	RO	RO				80	•			•			(	2					•		RO			
Name		OF 3 B S	-		FINETUNINGEN	2 2	CLKDIV	LDOHP	CMPBIAS				FREQRANGE							F								TUNING			

Bit	Name	Access	Description
DIL	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.31 AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 MHz)

Offset														Ві	t Po	siti	on														
0x10C	25 25 28 29 30 31 25 25 28 29 30 31 25 25 25 25 25 25 25 25 25 25 25 25 25				21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0					
Access			2		RO	C	2	RO	8				80	•			•			(	2					•		RO			
Name		OF 3 BOX	-		FINETUNINGEN	2 2	CLKDIV	LDOHP	CMPBIAS				FREQRANGE							F								TUNING			

Bit	Name	Access	Description
DIL	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.32 AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 MHz)

Offset		Bit Po	sition	
0x110	30 30 29 28 27 27 26 26 26 26	24 22 23 23 13 14 19 19 19 19 19 19 19 19 19 19 19 19 19	15 14 17 17 18 17 19 19 19 19 19 19 19 19 19 19 19 19 19	0 ω π 7 π 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Access	8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	0	RO	RO
Name	VREFTC FINETUNINGEN CLKDIV	LDOHP CMPBIAS FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ure use
6:0	TUNING	RO	AUXHFRCO Tuning Value

## 4.7.33 VMONCAL0 - VMON Calibration Register 0

Offset				Bit Po	sition			
0x140	30 30 29 28	27 26 25 24	23 22 23 20 20	19 19 19 19	7       4       5       4       5       6       7       7	11 0 8	7       6       4	e 2 t 0
Access	RO	RO	RO	RO	RO	RO	RO	RO
Name	ALTAVDD2V98THRESCOARSE	ALTAVDD2V98THRESFINE	ALTAVDD1V86THRESCOARSE	ALTAVDD1V86THRESFINE	AVDD2V98THRESCOARSE	AVDD2V98THRESFINE	AVDD1V86THRESCOARSE	AVDD1V86THRESFINE

Bit	Name	Access	Description
31:28	ALTAVDD2V98THRESCOARSE	RO	ALTAVDD 2.98 V Coarse Threshold Adjust
27:24	ALTAVDD2V98THRESFINE	RO	ALTAVDD 2.98 V Fine Threshold Adjust
23:20	ALTAVDD1V86THRESCOARSE	RO	ALTAVDD 1.86 V Coarse Threshold Adjust
19:16	ALTAVDD1V86THRESFINE	RO	ALTAVDD 1.86 V Fine Threshold Adjust
15:12	AVDD2V98THRESCOARSE	RO	AVDD 2.98 V Coarse Threshold Adjust
11:8	AVDD2V98THRESFINE	RO	AVDD 2.98 V Fine Threshold Adjust
7:4	AVDD1V86THRESCOARSE	RO	AVDD 1.86 V Coarse Threshold Adjust
3:0	AVDD1V86THRESFINE	RO	AVDD 1.86 V Fine Threshold Adjust

## 4.7.34 VMONCAL1 - VMON Calibration Register 1

Offset			Bit Po	sition			
0x144	330 29 28	27 26 26 26 27 23 23 23 23 20 20 20	18 19 19 19	7       4       4       5       4       6       7       7	11 10 8	7       6       7       4	0 1 2 3
Access	RO	8 08	RO	RO	RO	RO	RO
Name	IO02V98THRESCOARSE	IO02V98THRESFINE	IO01V86THRESFINE	DVDD2V98THRESCOARSE	DVDD2V98THRESFINE	DVDD1V86THRESCOARSE	DVDD1V86THRESFINE

Bit	Name	Access	Description
31:28	IO02V98THRESCOARSE	RO	IO0 2.98 V Coarse Threshold Adjust
27:24	IO02V98THRESFINE	RO	IO0 2.98 V Fine Threshold Adjust
23:20	IO01V86THRESCOARSE	RO	IO0 1.86 V Coarse Threshold Adjust
19:16	IO01V86THRESFINE	RO	IO0 1.86 V Fine Threshold Adjust
15:12	DVDD2V98THRESCOARSE	RO	DVDD 2.98 V Coarse Threshold Adjust
11:8	DVDD2V98THRESFINE	RO	DVDD 2.98 V Fine Threshold Adjust
7:4	DVDD1V86THRESCOARSE	RO	DVDD 1.86 V Coarse Threshold Adjust
3:0	DVDD1V86THRESFINE	RO	DVDD 1.86 V Fine Threshold Adjust

## 4.7.35 VMONCAL2 - VMON Calibration Register 2

Offset			Bit Po	sition			
0x148	30 30 28 28	27 26 25 24 23 23 23 20 20 20 20 20 20 20 20 20 20 20 20 20	18 17 17 16	5     4     5     5       4     5     5     6	11 0 8	7 6 4	0 7 2 3
Access	RO	S O	RO	RO	RO	RO	RO
Name	FVDD2V98THRESCOARSE	FVDD2V98THRESFINE FVDD1V86THRESCOARSE	FVDD1V86THRESFINE	PAVDD2V98THRESCOARSE	PAVDD2V98THRESFINE	PAVDD1V86THRESCOARSE	PAVDD1V86THRESFINE

Bit	Name	Access	Description
31:28	FVDD2V98THRESCOARSE	RO	FVDD 2.98 V Coarse Threshold Adjust
27:24	FVDD2V98THRESFINE	RO	FVDD 2.98 V Fine Threshold Adjust
23:20	FVDD1V86THRESCOARSE	RO	FVDD 1.86 V Coarse Threshold Adjust
19:16	FVDD1V86THRESFINE	RO	FVDD 1.86 V Fine Threshold Adjust
15:12	PAVDD2V98THRESCOARSE	RO	PAVDD 2.98 V Coarse Threshold Adjust
11:8	PAVDD2V98THRESFINE	RO	PAVDD 2.98 V Fine Threshold Adjust
7:4	PAVDD1V86THRESCOARSE	RO	PAVDD 1.86 V Coarse Threshold Adjust
3:0	PAVDD1V86THRESFINE	RO	PAVDD 1.86 V Fine Threshold Adjust

## 4.7.36 IDAC0CAL0 - IDAC0 Calibration Register 0

Offset	Bit Position								
0x158	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 10 11 17 17	6 9 9 8	L         0					
Access	RO	RO	RO	80					
Name	SOURCERANGE3TUNING	SOURCERANGE2TUNING	SOURCERANGE1TUNING	SOURCERANGE0TUNING					

Bit	Name	Access	Description
31:24	SOURCERANGE3TUNING	RO	Calibrated middle step (16) of current source mode range 3
23:16	SOURCERANGE2TUNING	RO	Calibrated middle step (16) of current source mode range 2
15:8	SOURCERANGE1TUNING	RO	Calibrated middle step (16) of current source mode range 1
7:0	SOURCERANGE0TUNING	RO	Calibrated middle step (16) of current source mode range 0

### 4.7.37 IDAC0CAL1 - IDAC0 Calibration Register 1

Offset	Bit Position							
0x15C	31 30 29 28 27 27 26 25 24	0 0 0 0 1 1 2 1 3 4 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0					
Access	RO	0	RO					
Name	SINKRANGE3TUNING	SINKRANGE2TUNING SINKRANGE1TUNING	SINKRANGEOTUNING					

Bit	Name	Access	Description
31:24	SINKRANGE3TUNING	RO	Calibrated middle step (16) of current sink mode range 3
23:16	SINKRANGE2TUNING	RO	Calibrated middle step (16) of current sink mode range 2
15:8	SINKRANGE1TUNING	RO	Calibrated middle step (16) of current sink mode range 1
7:0	SINKRANGE0TUNING	RO	Calibrated middle step (16) of current sink mode range 0

## 4.7.38 DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0

Offset		Bit Po						osition																								
0x168	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	<sub>∞</sub>	7	6	5	4	3	2	_	0
Access					2					No.					RO						N N											
Name				SYOLMATT4	- I WILLOWS					IV8LNATT1 R										OTTAIN 19/16	0   14							OTTAIN IC/VE	0   12   17   10   10   10   10   10   10   10			

Bit	Name	Access	Description
31:24	3V0LNATT1	RO	DCDC LNVREF Trim for 3.0V output, LNATT=1
23:16	1V8LNATT1	RO	DCDC LNVREF Trim for 1.8V output, LNATT=1
15:8	1V8LNATT0	RO	DCDC LNVREF Trim for 1.8V output, LNATT=0
7:0	1V2LNATT0	RO	DCDC LNVREF Trim for 1.2V output, LNATT=0

## 4.7.39 DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0

Offset	Bit Position								
0x16C	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 19 17 17	6 9 9 8	r 0 0 4 m 7 - 0					
Access	RO	RO	RO	RO					
Name	1V8LPATT0LPCMPBIAS1	1V2LPATT0LPCMPBIAS1	1V8LPATT0LPCMPBIAS0	1V2LPATT0LPCMPBIAS0					

Bit	Name	Access	Description
31:24	1V8LPATT0LPCMPBIAS1	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=1
23:16	1V2LPATT0LPCMPBIAS1	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=1
15:8	1V8LPATT0LPCMPBIAS0	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=0
7:0	1V2LPATT0LPCMPBIAS0	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=0

## 4.7.40 DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1

Offset	Bit Position								
0x170	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 19 17 17	6 9 9 8	r 0 0 4 m 0 t 0					
Access	RO	RO	RO	NO NO					
Name	1V8LPATT0LPCMPBIAS3	1V2LPATT0LPCMPBIAS3	1V8LPATT0LPCMPBIAS2	1V2LPATT0LPCMPBIAS2					

Bit	Name	Access	Description
31:24	1V8LPATT0LPCMPBIAS3	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=3
23:16	1V2LPATT0LPCMPBIAS3	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=3
15:8	1V8LPATT0LPCMPBIAS2	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=2
7:0	1V2LPATT0LPCMPBIAS2	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=2

### 4.7.41 DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2

Offset	Bit Position									
0x174	31 30 29 28 27 27 26 26 27 27 27	23 22 22 20 19 19 17 17	4       5       6       6       7       8       8       8       8       8       8       9       9       9       10	r 0 0 4 m 0 t 0						
Access	RO	RO	RO	RO						
Name	3V0LPATT1LPCMPBIAS1	1V8LPATT1LPCMPBIAS1	3V0LPATT1LPCMPBIAS0	1V8LPATT1LPCMPBIAS0						

Bit	Name	Access	Description
31:24	3V0LPATT1LPCMPBIAS1	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=1
23:16	1V8LPATT1LPCMPBIAS1	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=1
15:8	3V0LPATT1LPCMPBIAS0	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=0
7:0	1V8LPATT1LPCMPBIAS0	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=0

### 4.7.42 DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3

Offset		Bit Po	sition	
0x178	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 19 18 17 17	6 9 9 8	r 0 0 4 m 7 - 0
Access	RO	RO	RO	RO
Name	3V0LPATT1LPCMPBIAS3	1V8LPATT1LPCMPBIAS3	3V0LPATT1LPCMPBIAS2	1V8LPATT1LPCMPBIAS2

Bit	Name	Access	Description
31:24	3V0LPATT1LPCMPBIAS3	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=3
23:16	1V8LPATT1LPCMPBIAS3	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=3
15:8	3V0LPATT1LPCMPBIAS2	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=3
7:0	1V8LPATT1LPCMPBIAS2	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=2

# 4.7.43 DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0

Offset															Bi	t Po	siti	on														
0x17C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access																			•	(	2		•			•	•	(	2			
Name																					LPOMPHIOSELLPAILI							- 1000	LPCIMPHT SSELLPALLO			

Bit	Name	Access	Description
31:16	Reserved	Reserved for futu	ire use
15:8	LPCMPHYSSELLPATT1	RO	DCDC LPCMPHYSSEL Trim, LPATT=1
7:0	LPCMPHYSSELLPATT0	RO	DCDC LPCMPHYSSEL Trim, LPATT=0

### 4.7.44 DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1

Offset		Bit Po	sition	
0x180	31 30 29 28 27 27 26 26 27 27	22 22 21 20 119 149 149 149 149 149 149 149 149 149	4     7     7     7     7     7     7     7     7     8	Γ 0 0 4 8 0 7 0
Access	RO	RO	RO	RO
Name	LPCMPHYSSELLPCMPBIAS3	LPCMPHYSSELLPCMPBIAS2	LPCMPHYSSELLPCMPBIAS1	LPCMPHYSSELLPCMPBIAS0

Bit	Name	Access	Description
31:24	LPCMPHYSSELLPCMPBIAS3	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=3
23:16	LPCMPHYSSELLPCMPBIAS2	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=2
15:8	LPCMPHYSSELLPCMPBIAS1	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=1
7:0	LPCMPHYSSELLPCMPBIAS0	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=0

### 4.7.45 VDAC0MAINCAL - VDAC0 Cals for Main Path

Offset															Bit	t Po	sitio	on														
0x184	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Access						2		•				2		•			0	2						8	•	•			(	2	·	
Name					Native	GAINERKI KINIVUDANAEA I PIIN					CAINEBBTBIMOVE						CAINED BTD IM 17/25							GAINERRTRIM2V5LN						GAINERKI KIMI VZSLN		

Bit	Name	Access	Description
31:30	Reserved	Reserved for futu	ire use
29:24	GAINERRTRIMVDDANAEXTPIN	RO	Gain Error Trim Value for DAC main output using references VDDANA and EXTPIN
23:18	GAINERRTRIM2V5	RO	Gain Error Trim Value for DAC main output using reference 2V5
17:12	GAINERRTRIM1V25	RO	Gain Error Trim Value for DAC main output using reference 1V25
11:6	GAINERRTRIM2V5LN	RO	Gain Error Trim Value for DAC main output using reference 2V5LN
5:0	GAINERRTRIM1V25LN	RO	Gain Error Trim Value for DAC main output using reference 1V25LN

### 4.7.46 VDAC0ALTCAL - VDAC0 Cals for Alternate Path

Offset															Bi	t Po	sitio	on														
0x188	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	, ,	۷ .	2	, .	4 (	2	1 -	0
Access					0	2					0	2					0	2					(	2						80		
Name					CAINEBBIBIANOBANAEXTBINALT						+ 1 4 7 / (2) 41 G + G G F 141 4 (	GAINERRI RIMZVSALI					GAINEBRTBIM1V25AIT							GAINERRI RIMZVSLNALI						GAINERRTRIM1V25LNALT		

Bit	Name	Access	Description
31:30	Reserved	Reserved for futu	re use
29:24	GAINERRTRIMVDDANAEXTPI- NALT	RO	Gain Error Trim Value for DAC alternative output using references VDDANA and EXTPIN
23:18	GAINERRTRIM2V5ALT	RO	Gain Error Trim Value for DAC alternative output using reference 2V5
17:12	GAINERRTRIM1V25ALT	RO	Gain Error Trim Value for DAC alternative output using reference 1V25
11:6	GAINERRTRIM2V5LNALT	RO	Gain Error Trim Value for DAC alternative output using reference 2V5LN
5:0	GAINERRTRIM1V25LNALT	RO	Gain Error Trim Value for DAC alternative output using reference 1V25LN

### 4.7.47 VDAC0CH1CAL - VDAC0 CH1 Error Cal

Offset															Ві	it Po	siti	on														
0x18C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Access					•	•	•						•		•	•		•				(	2			(	2				8	
Name																							GAINERKI KINCH1B				GAINERRIKINCHIA				OFFSETTRIM	

Bit	Name	Access	Description				
31:12	Reserved	Reserved for	future use				
11:8	GAINERRTRIMCH1B	RO	Gain Error Trim Va	alue for Channel	1 for reference	s 2V	5LN, 2V5
7:4	GAINERRTRIMCH1A	RO	Gain Error Trim Va 1V25, VDDANA, E		1 for reference	s 1V	25LN,
3	Reserved	Reserved for	future use				
2:0	OFFSETTRIM	RO	Input Buffer Offset	Calibration Valu	ue for all DAC re	efere	nces

### 4.7.48 OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1

Offset															Bi	t Po	siti	on														
0x190	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access		02								RO				0	2			RO			0	2			0	2	•			2	2	
Name				OFFSETN						OFFSETP				CV4				В			CM3	2			CM2	2				Z.	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

### 4.7.49 OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1

Offset															Bi	t Po	siti	on														
0x194	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access		02								RO				0	2			RO			0	2			0	2	•			2	2	
Name				OFFSETN						OFFSETP				CV4				GM			CM3	2			CM2	2				7	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ire use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ire use
3:0	CM1	RO	Compensation cap Cm1 trim value

### 4.7.50 OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1

Offset															Bi	t Po	siti	on														
0x198	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access		08								RO		•		0	2			RO			0	2			0	2	•			0	2	
Name				OFFSETN						OFFSETP				C A	SINIS			GM			CM3	2			CMO	2					- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ire use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ire use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.51 OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1

Offset															Bi	t Po	siti	on														
0x19C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	8	7	9	2	4	3	2	_	0
Access			'	8	1				•	RO	1			6	2			RO			0	2			2	2				2	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O VI				ZM2	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.52 OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1

Offset															Bi	t Po	siti	on														
0x1A0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access						RO				0	2			RO			0	2			0	2				0	2					
Name				OFFSETN						OFFSETP				6740	SIND			GM			CM3	2			CMO	S S					- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ıre use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ıre use
11:10	СМЗ	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ıre use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ıre use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.53 OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1

Offset															Bi	t Po	siti	on														
0x1A4	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access			S							RO		•		0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				C A	SINIS			В			CM3	2			CMO	2					- - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ıre use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ıre use
11:10	СМЗ	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ıre use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ıre use
3:0	CM1	RO	Compensation cap Cm1 trim value

### 4.7.54 OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1

Offset															Bi	t Po	siti	on														
0x1A8	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	11	10	6	8	7	9	5	4	က	2	_	0
Access				80	•		RO			0	2		RO			80		RO		RO				RO								
Name	OFFSETN						OFFSETP				CP4	SIND			GM			CM3	2			CMO	2 2 2				77	- - - -				

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

### 4.7.55 OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1

Offset															Bi	it Po	siti	on														
0x1AC	31	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Access				80	•			NO RO				0	RO			RO			RO			RO RO			•	RO						
Name	OFFSETN						OFFSETP				940	SIM3			GM			CM3	2			CMO	CIVIZ					5				

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

# 4.7.56 OPA2CAL0 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=1

Offset															Bi	t Po	siti	on														
0x1B0	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access				RO					NO NO					0	2			RO			0	2			0	2				0	2	
Name		OFFSETN R						OFFSETP				C A	SINIS			GM			CM3	2			CMO	2					- - - -			

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.57 OPA2CAL1 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=1

Offset															Bi	t Po	siti	on														
0x1B4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	ဝ	8	7	9	5	4	3	2	_	0
Access			•	8	1				08					6	2			8	•		0	2			2	2				2	2	
Name				OFFSETN					OFFSETP R					2	SINIS			ВМ			CM3	2			CM2	O N				ZM2	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.58 OPA2CAL2 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=1

Offset															Bi	t Po	siti	on														
0x1B8	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access				RO					O <sub>R</sub>					0	2			RO			0	2			0	2				0	2	
Name		OFFSETN							OFFSETP				C A	SINIS			GM			CM3	2			CMO	2					- - - - -		

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ıre use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ıre use
11:10	СМЗ	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ıre use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ıre use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.59 OPA2CAL3 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=1

Offset															Bi	t Po	siti	on														
0x1BC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	5	4	3	2	_	0
Access				8	1				08					6	2			8	•		0	2			2	2				2	2	
Name				OFFSETN					OFFSETP RO					2	SINIS			ВМ			CM3	2			CMO	O N				ZM2	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value
· · · · · · · · · · · · · · · · · · ·		·	

## 4.7.60 CSENGAINCAL - Cap Sense Gain Adjustment

Offset	Bit Position	
0x1C0	8 8 8 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	r 9 r 4 r 7 r 0
Access		RO
Name		GAINCAL

Bit	Name	Access	Description
31:8	Reserved	Reserved for futu	ire use
7:0	GAINCAL	RO	Gain Adjustment for Cap Sense. Gain should be scaled by GAINCAL/128

# 4.7.61 OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0

Offset															Bi	t Po	siti	on														
0x1D0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	8	7	9	2	4	3	2	_	0
Access			•	8	1				08					6	2			8	•		0	2			2	2				2	2	
Name				OFFSETN					OFFSETP R					2	SING			ВМ			CM3	2			CM2	O N				ZM2	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.62 OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0

Offset															Bi	t Po	siti	on														
0x1D4	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access			80 RO							RO		•		0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				C A	SINIS			В			CM3	2			CMO	S S					- - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	re use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	re use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	re use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	re use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	re use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	re use
3:0	CM1	RO	Compensation cap Cm1 trim value

# 4.7.63 OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0

Offset															Bi	t Po	siti	on														
0x1D8	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access			80							RO		•		0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				CP4	SINIS			GM			6743	2			CMO	2 2 2				77	- - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

# 4.7.64 OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0

Offset															Bi	t Po	siti	on														
0x1DC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	2	_	0
Access				RO						RO	•			5	2			RO	•		0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O N				72	5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.65 OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0

Offset															Bi	t Po	siti	on														
0x1E0	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access			S							RO		•		0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				C A	SINIS			GM			CM3	2			CMO	S S					- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	re use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	re use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	re use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	re use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	re use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	re use
3:0	CM1	RO	Compensation cap Cm1 trim value

# 4.7.66 OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0

Offset															Bi	t Po	siti	on														
0x1E4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	7	_	0
Access				8	•					RO	•			0	2			RO	•		0	2			0	2				2	2	
Name				OFFSETN						OFFSETP				2	S S S			ВМ			CM3	2			CMO	O N				ZM2	5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

# 4.7.67 OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0

Offset															Bi	t Po	siti	on														
0x1E8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	8	7	9	5	4	က	7	_	0
Access				8	•					RO	•			0	2			RO	•		0	2			0	2				2	2	
Name				OFFSETN						OFFSETP				2	S S S			ВМ			CM3	2			CMO	) N				ZM2	5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.68 OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0

Offset															Bi	t Po	siti	on														
0x1EC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	7	_	0
Access			•	8						RO	1			2	2			8	•		0	2			0	2	'			2	2	
Name	OFFSETN RO									OFFSETP				2	SING			ВМ			CM3	2			CMO	O N				LM2	5	

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.69 OPA2CAL4 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=0

Offset															Bi	t Po	siti	on														
0x1F0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access				RO						RO				0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				6740	SIND			GM			CM3	2			CMO	S S					- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	re use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	re use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	re use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	re use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	re use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	re use
3:0	CM1	RO	Compensation cap Cm1 trim value

## 4.7.70 OPA2CAL5 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=0

Offset															Bi	t Po	siti	on														
0x1F4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Access			•	80	•					RO	•			5	2			RO			0	2			0	2				0	2	
Name	OFFSETN RO									OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O NA					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value
· · · · · · · · · · · · · · · · · · ·		·	

## 4.7.71 OPA2CAL6 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=0

Offset															Bi	t Po	siti	on														
0x1F8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	2	_	0
Access				80	•					RO	•			6	2			RO			0	2			0	2	•			0	2	
Name	OFFSETN RO									OFFSETP					5 N			GM			CM3	2			CMO	<u> </u>				ĮM.	5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value
· · · · · · · · · · · · · · · · · · ·		·	

## 4.7.72 OPA2CAL7 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=0

Offset															Bi	t Po	siti	on														
0x1FC	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access				RO						RO		•		0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				C A	SINIS			GM			CM3	2			CMO	S S					- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	re use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	re use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	re use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	re use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	re use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	re use
3:0	CM1	RO	Compensation cap Cm1 trim value

#### 5. Radio Transceiver





#### **Quick Facts**

#### What?

The Radio Transceiver provides access to transmit and receive data, radio settings and control interface.

### Why?

The Radio Transceiver enables the user to communicate using a wide range of data rates, modulation and frame formats.

### How?

Dynamic or fixed frame lengths, optional address recognition, flexible CRC and crypto schemes makes the EFR32 perfectly suit any application using low or medium data rate radio communication.

#### 5.1 Introduction

The Radio Transceiver of the EFR32 enables the user to control a wide range of settings and options for tailoring radio operation precisely to the users need. It provides access to the transmit and receive data buffers and supports both dynamic and static frame lengths, as well as automatic address filtering and CRC insertion/verification.

As seen in the Radio Overview illustration (Figure 5.1 Radio Overview on page 127), the radio consists of several modules all responsible for specific tasks. Please refer to the abbreviations section (Appendix 1. Abbreviations) for a comprehensive description of acronyms.




Figure 5.1. Radio Overview


During transmission (TX), the Radio Controller enables the SYNTH, Modulator and PA. The Modulator requests data from the Frame Controller, which reads data from a buffer. Based upon modulation format and data to send, the Modulator manipulates the SYNTH to output the correct frequency and phase. When the whole frame has been transmitted, the radio can automatically switch to receive mode.

In receive mode (RX), the radio controller enables the LNA, SYNTH, Mixer, ADC and Demodulator. The Demodulator searches for valid frames according to modulation format and data rate. If a frame is detected, the demodulated data is handed to the Frame Controller, which stores the data in the Buffer. When the complete frame has been received (determined by the Frame Controller), it is possible to either go to TX or stay in RX to search for a new frame.

The Radio Transceiver interface is accessible through software drivers provided by Silicon Labs.

### 6. DBG - Debug Interface





#### **Quick Facts**

#### What?

The Debug Interface is used to program and debug EFR32xG12 Wireless Gecko devices.

### Why?

The Debug Interface makes it easy to re-program and update the system in the field, and allows debugging with minimal I/O pin usage.

#### How?

The Cortex-M4 supports advanced debugging features. EFR32xG12 Wireless Gecko devices can use a minimum of two port pins for debugging or programming. The internal and external state of the system can be examined with debug extensions supporting instruction or data access break and watch points.

#### 6.1 Introduction

The EFR32xG12 Wireless Gecko devices include hardware debug support through a 2-pin serial-wire debug (SWD) interface or a 4-pin Joint Test Action Group (JTAG) interface, as well as an Embedded Trace Module (ETM) for data/instruction tracing.

For more technical information about the debug interface the reader is referred to:

- · ARM Cortex-M4 Technical Reference Manual
- · ARM CoreSight Components Technical Reference Manual
- ARM Debug Interface v5 Architecture Specification
- IEEE Standard for Test Access Port and Boundary-Scan Architecture, IEEE 1149.1-2013

#### 6.2 Features

- Debug Access Port Serial Wire JTAG (DAPSWJ)
  - Implements the ADIv5 debug interface
- Authentication Access Point (AAP)
  - · Implements various user commands
- Flash Patch and Breakpoint (FPB) unit
  - · Implement breakpoints and code patches
- · Data Watch point and Trace (DWT) unit
  - · Implement watch points, trigger resources and system profiling
- Instrumentation Trace Macrocell (ITM)
  - · Application-driven trace source that supports printf style debugging
- Embedded Trace Macrocell v3.5 (ETM)
  - Real time instruction and data trace information of the processor

#### 6.3 Functional Description

#### 6.3.1 Debug Pins

The following pins are the debug connections for the device:

- Serial Wire Clock Input and Test Clock Input (SWCLKTCK): This pin is enabled after power-up and has a built-in pull down.
- Serial Wire Data Input/Output and Test Mode Select Input (SWDIOTMS): This pin is enabled after power-up and has a built-in pull-up.
- Test Data Output (TDO): This pin is assigned to JTAG functionality after power-up. However, it remains in high-Z state until the first valid JTAG command is received.
- Test Data Input (TDI): This pin is assigned to JTAG functionality after power-up. However, it remains in high-Z state until the first valid JTAG command is received. Once enabled, the pin has a built-in pull-up.

The debug pins have pull-down and pull-up enabled by default, so leaving them enabled may increase the current consumption if left connected to supply or ground. The debug pins can be enabled and disabled through GPIO\_ROUTE\_PEN, see 32.3.4.2.3 Disabling Debug Connections. Remember that upon disabling the debug pins, debug contact with the device is lost once the DAPSWJ power request bits are deasserted. By default after power cycle the part is debug pins are in JTAG mode. If during debugging session it is switched to SWD mode, a power cycle is needed to bring it back to JTAG mode.

### 6.3.2 Embedded Trace Macrocell V3.5 (ETM)

The ETM makes it possible to trace both instruction and data from the processor in real time. The trace can be controlled through a set of triggering and filtering resources. The resources include 4 address comparators, 2 data value comparators, 2 counters, a context ID comparator and a sequencer. Before enabling the ETM, the AUXHFRCO clock needs to be enabled by setting AUXHFRCOEN in CMU\_OSCENCMD. The trace can be exported through a set of trace pins, which include:

- Trace Clock (TCLK): Functions as a sample clock for the trace. This pin is disabled after reset.
- Trace Data 0 Trace Data 3 (TD0-TD3): The data pins provide the compressed trace stream. These pins are disabled after reset.

For information on how to configure the ETM, see the ARM Embedded Trace Macrocell Architecture Specification. The Trace Clock and Trace Data pins can be enabled through the GPIO. For more information on how to enable the ETM Trace pins, the reader is referred to 32.3.4.2.4 ETM Trace Connections.

#### 6.3.3 Debug and EM2 Deep Sleep/EM3 Stop

Leaving the debugger connected when issuing a WFI or WFE to enter EM2 Deep Sleep or EM3 Stop will make the system enter a special EM2 Deep Sleep. This mode differs from regular EM2 Deep Sleep and EM3 Stop in that the high frequency clocks are still enabled, and certain core functionality is still powered in order to maintain debug-functionality. Because of this, the current consumption in this mode is closer to EM1 Sleep and it is therefore important to deassert the power requests in the DAPSWJ and disconnect the debugger before doing current consumption measurements.

### 6.3.4 Authentication Access Point

The Authentication Acces Point (AAP) is a set of registers that provide a minimal amount of debugging and system level commands. The AAP registers contain commands to issue a FLASH erase, a system reset, a CRC of user code pages, and stalling the system bus. The user must program the APSEL bit field to 255 inside of the ARM DAPSWJ Debug Port SELECT register to access the AAP. The AAP is only accessible from a debugger and not from the core.

#### 6.3.4.1 System Bus Stall

The system bus can be stalled at any time using the SYSBUSSTALL register bit. Once the SYSBUSSTALL is set, the system bus will remain stalled until SYSBUSSTALL is cleared. While the system bus is stalled, only the registers inside the Cortex-M4, AAP and the debugger can be accessed. The SYSBUSSTALL register is available at all times through the AAP.

#### 6.3.4.2 Command Key

The AAP uses a command key to enable the DEVICEERASE and SYSRESETREQ AAP commands. The command key must be written with the correct key in order for the commands to execute.

#### 6.3.4.3 Device Erase

The device can be erased by stalling the system bus, writing AAP\_CMDKEY, and then writing the DEVICEERASE register bit. Upon writing the command bit, the ERASEBUSY bit is asserted. The ERASEBUSY bit will be de-asserted once the erase is complete. The SYSRESETREQ bit must then be set to resume a normal debugger session. The DEVICEERASE register is available at all times through the AAP once the CMDKEY is enetered.

#### 6.3.4.4 System Reset

The system can be reset by writing AAP\_CMDKEY followed by writing the SYSRESTREQ register bit. This must be done after asserting DEVICEERASE or CRCREQ. Depending on the reset level setting for system reset, asserting SYSRESETREQ will either reset the entire AAP register space or just the SYSRESETREQ bit. See 9.3.1 Reset Levels for more details on reset levels. The SYSRESETREQ register is available at all times through the AAP once the CMDKEY is enetered.

### 6.3.4.5 User Flash Page CRC

The CRCREQ command initiates a CRC calculation on a given Flash Page. The CRC is only available on the Main, User Data, and Lock Bit pages. It is highly recommended that the system bus is stalled before any CRCREQ commands are issued. The CRC calculation uses the on chip CRC block configured in 32 bit CRC mode. The Flash Page address for the CRCREQ command is written to the CRCADDR register. After issuing the CRCREQ, the CRCBUSY flag is asserted. Once the CRCBUSY flag is de-asserted, the resulting page CRC can be found in the CRCRESULT register. Once issuing a CRC command, the CPU is stalled and remains stalled until a system reset occurs. Multiple CRC requests can occur before resetting the system. However, a CRC request that occurs while the CRCBUSY flag is asserted will be ignored. The CRC registers are available at all times through the AAP, even when the device is debug locked.

### 6.3.5 Debug Lock

The debug access to the Cortex-M4 is locked by clearing the Debug Lock Word (DLW) and resetting the device, see 7.3.2 Lock Bits (LB) Page Description.

When debug access is locked, the debugger can access the DAPSWJ and AAP registers. However, the connection to the Cortex-M4 core and the whole bus-system is blocked. This mechanism is controlled by the Authentication Access Port (AAP) as illustrated by Figure 6.1 AAP - Authentication Access Port on page 130.




Figure 6.1. AAP - Authentication Access Port

If the DLW is cleared, the device is locked. If the device is locked and the the AAP Lock Word (ALW) has not been cleared, it can be unlocked by writing a valid key to the AAP\_CMDKEY register and then setting the DEVICEERASE bit of the AAP\_CMD register via the debug interface. This operation erases the main block of flash, clears all lock bits, and debug access to the Cortex-M4 and bus-system is enabled. The operation takes tens of mili seconds to complete. Note that the SRAM contents will also be deleted during a device erase, while the UD-page is not erased.

The debugger may read the status of the device erase from the AAP\_STATUS register. When the ERASEBUSY bit is set low after DEVICEERASE of the AAP\_CMD register is set, the debugger may set the SYSRESETREQ bit in the AAP\_CMD register. After reset, the debugger may resume a normal debug session through the AHB-AP.

#### 6.3.6 AAP Lock

Take extreme caution when using this feature. Once the AAP has been locked, the state of the FLASH can not be changed via the debugger.

#### 6.3.7 Debugger Reads of Actionable Registers

Some peripheral registers cause particular actions when read, e.g FIFOs which pop and IFC registers which clear the IF flags when read. This can cause problems when debugging and the user wants to read the value without triggering the read action. For this reason, by default, the peripherals will not execute these triggered actions when an attached debugger is performing the read accesses through the AAP. To override this behavior, the debugger can configure the MASTERTYPE bitfield of the Cortex-M4 AHB Access Port CSW register in order to emulate a core access when performing system bus transfers.

Note: Registers with actionable reads are noted in their register descriptions. Refer to Table 1.1 Register Access Types on page 28.

**Note:** The following peripherals do not respect the debugger master override, and so may still cause their triggered actions to occur (e.g., when reading IFC):

### 6.3.8 Debug Recovery

Debug recovery is the ability to stall the system bus before the Cortex-M4 executes code. For example, the first few instructions may disconnect the debugger pins. When this occurs it is difficult to connect the debugger and halt the Cortex-M4 before the Cortex-M4 starts to execute. By holding down pin reset, issuing the System Bus Stall AAP instruction, then releasing pin reset, the debugger can stall the system bus before the Cortex-M4 has a chance to execute. Because the system is under reset during this procedure the Debugger can not look for ACK's from the part. Once the system bus is stalled, the FLASH can be erased by issuing the AAP\_CMDKEY and then the writting the DEVICEERASE in the AAP\_CMD register.

### 6.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	AAP_CMD	W1	Command Register
0x004	AAP_CMDKEY	W1	Command Key Register
0x008	AAP_STATUS	R	Status Register
0x00C	AAP_CTRL	RW	Control Register
0x010	AAP_CRCCMD	W1	CRC Command Register
0x014	AAP_CRCSTATUS	R	CRC Status Register
0x018	AAP_CRCADDR	RW	CRC Address Register
0x01C	AAP_CRCRESULT	R	CRC Result Register
0x0FC	AAP_IDR	R	AAP Identification Register

### 6.5 Register Description

### 6.5.1 AAP\_CMD - Command Register

Offset															Ві	it Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset					•									•	•	•		•				•				•	•	•		•	0	0
Access																															N N	W1
Name																															SYSRESETREQ	DEVICEERASE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	SYSRESETREQ	0	W1	System Reset Request
	A system reset reque	est is generated	when set to	o 1. This register is write enabled from the AAP_CMDKEY register.
0	DEVICEERASE	0	W1	Erase the Flash Main Block, SRAM and Lock Bits
	erased. This also inc	ludes the Debug	g Lock Wor	in block is erased, the SRAM is cleared and then the Lock Bit (LB) page is rd (DLW), causing debug access to be enabled after the next reset. The innanged, but the User data page Lock Word (ULW) is erased. This register is

### 6.5.2 AAP\_CMDKEY - Command Key Register

write enabled from the AAP\_CMDKEY register.

Offset															Bi	t Po	siti	on														
0x004	31	39	29	78	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	0000000000															
Access																<u> </u>	<u>-</u>															
Name																WDITEKEY																

Name	Reset	Access	Description
WRITEKEY	0x00000000	W1	CMD Key Register
The key value must	be written to this	register to	write enable the AAP_CMD register.
Value	Mode		Description
0xCFACC118	WRITEEN		Enable write to AAP_CMD
	WRITEKEY The key value must Value	WRITEKEY 0x00000000  The key value must be written to this  Value Mode	WRITEKEY 0x00000000 W1  The key value must be written to this register to  Value Mode

# 6.5.3 AAP\_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					'						•			•					•				•				•	•	'		0	0
Access																															ď	ď
Name																															LOCKED	ERASEBUSY

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
1	LOCKED	0	R	AAP Locked
	Set when the AAP is	s locked, .e.g the	AAP Lock	Word AAP lsb bits are not 0xF
0	ERASEBUSY	0	R	Device Erase Command Status
	This bit is set when	a device erase i	s executing.	

# 6.5.4 AAP\_CTRL - Control Register

Offset															Ві	it Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset				'	•	•		•							'	•	•								•	•	'	'	'			0
Access																																RW W
Name																																SYSBUSSTALL

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	SYSBUSSTALL	0	RW	Stall the System Bus
	When this bit is set,	the system but	s is stalled. O	nly the Cortex registers are accessible

## 6.5.5 AAP\_CRCCMD - CRC Command Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	œ	7	9	2	4	က	2	_	0
Reset																																0
Access																																W1
Name																																CRCREQ

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	CRCREQ	0	W1	CRC Request
	A CRC request is ger	erated when se	t to 1. This	register is always available.

# 6.5.6 AAP\_CRCSTATUS - CRC Status Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	စ	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																~
Name																																CRCBUSY

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	CRCBUSY	0	R	CRC Calculation is Busy
	Set when the CRC ca	lculation is exec	uting. Will	transition from 1 to 0 on valid data.

## 6.5.7 AAP\_CRCADDR - CRC Address Register

Offset															Bi	t Po	sitio	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000																
Access											NW 0x00																					
Name																CRCADDR																
Bit	Nai	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:0	CR	CAD	DR				0x0	0000	0000	0	RW	/	,	Star	ting	Pag	je A	ddı	ess	for	CR	CE	xec	utio	n							

# 6.5.8 AAP\_CRCRESULT - CRC Result Register

Set this to the address the CRC executes on.

Offset		Bit Position																													
0x01C	31	30	29	78	27	26	25	24	23	22	21	20	19	8	17	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	_	0
Reset		00000000000000000000000000000000000000																													
Access		<u>κ</u>																													
Name		CRCRESULT																													

Bit	Name	Reset	Access	Description					
31:0	CRCRESULT	0x00000000		CRC Result of the CRCADDRESS					
	Result of the CRC calculation using the CRCADDRESS.								

# 6.5.9 AAP\_IDR - AAP Identification Register

Offset		Bit Position																														
0x0FC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		0x26E60011																														
Access																۵	۷															
Name																_	<u> </u>															
Bit	Na	me					Re	set			Ac	cess	<b>S</b> [	Des	crip	tion																

Bit	Name	Reset	Access	Description					
31:0	ID	0x26E60011	R	AAP Identification Register					
	Access port identification register in compliance with the ARM ADI v5 specification (JEDEC Manufacturer ID) .								

## 7. MSC - Memory System Controller



### 011001010110111001100101011110010

#### **Quick Facts**

#### What?

The user can perform Flash memory read, read configuration and write operations through the Memory System Controller (MSC).

#### Why?

The MSC allows the application code, user data and flash lock bits to be stored in non-volatile Flash memory. Certain memory system functions, such as program memory wait-states and bus faults are also configured from the MSC peripheral register interface, giving the developer the ability to dynamically customize the memory system performance, security level, energy consumption and error handling capabilities to the requirements at hand.

#### How?

The MSC integrates a low-energy Flash IP with a charge pump, enabling minimum energy consumption while eliminating the need for external programming voltage to erase the memory. An easy to use write and erase interface is supported by an internal, fixed-frequency oscillator and autonomous flash timing and control reduces software complexity while not using other timer resources.

Application code may dynamically scale between high energy optimization and high code execution performance through advanced read modes.

A highly efficient low energy instruction cache reduces the number of flash reads significantly, thus saving energy. Performance is also improved when wait-states are used, since many of the wait-states are eliminated. Built-in performance counters can be used to measure the efficiency of the instruction cache.

#### 7.1 Introduction

The Memory System Controller (MSC) is the program memory unit of the EFR32xG12 Wireless Gecko microcontroller. The flash memory is readable and writable from both the Cortex-M4 and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 Active and EM1 Sleep.

#### 7.2 Features

- · AHB read interface
  - · Scalable access performance to optimize the Cortex-M4 code interface
    - Zero wait-state access up to 26 MHz
    - · Advanced energy optimization functionality
      - · Conditional branch target prefetch suppression
      - · Cortex-M4 disfolding of if-then (IT) blocks
      - · Instruction Cache
  - · DMA read support in EM0 Active and EM1 Sleep
- · Command and status interface
  - · Flash write and erase
    - · Accessible from Cortex-M4 in EM0 Active
    - DMA write support in EM0 Active and EM1 Sleep
    - · Read-while-write support on parts with 512 kB or more flash
    - · Write two words at a time on parts with 512 kB or more flash
  - · Core clock independent Flash timing
    - · Internal oscillator and internal timers for precise and autonomous Flash timing
      - · General purpose timers are not occupied during Flash erase and write operations
  - · Configurable interrupt erase abort
    - · Improved interrupt predictability
  - · Memory and bus fault control
- · Security features
  - · Lockable debug access
  - · Page lock bits
  - · SW Mass erase Lock bits
  - · Authentication Access Port (AAP) lock bits
- · End-of-write and end-of-erase interrupts

### 7.3 Functional Description

The size of the main block is device dependent. The largest size available is 1024 KB (512 pages). The information block has 2 KB available for user data. The information block also contains chip configuration data located in a reserved area. The main block is mapped to address 0x000000000 and the information block is mapped to address 0x0FE00000. Table 7.1 MSC Flash Memory Mapping on page 139 outlines how the Flash is mapped in the memory space. All Flash memory is organized into 2 KB pages.

Table 7.1. MSC Flash Memory Mapping

Block	Page	Base address	Write/Erase by	Software Reada- ble?	Purpose/Name	Size
Main <sup>1</sup>	0	0x00000000	Software, debug	Yes	User code and data	256 KB - 1024
			Software, debug	Yes		KB
	511	0x000FF800	Software, debug	Yes		
Reserved	-	0x00100000	-	-	Reserved for flash expansion	~24 MB
Information	0	0x0FE00000	Software, debug	Yes	User Data (UD)	2KB
	-	0x0FE00800	-	-	Reserved	-
	1	0x0FE04000	Write: Software, debug	Yes	Lock Bits (LB)	2KB
			Erase: Debug only			
	-	0x0FE04800	-	-	Reserved	-
	2	0x0FE081B0	-	Yes	Device Information (DI)	1KB
	-	0x0FE08400	-	-	Reserved	-
	2	0x0FE0C000	-	-		1KB
	-	0x0FE0C400	-	-	Reserved	-
	3	0x0FE10000	Software, debug	Yes	Bootloader (BL)	32 KB
			-	-		
	18	0x0FE17800	-	-		
Reserved	-	0x0FE18000	-	Reserved for flash expansion	Rest of code space	-

<sup>1</sup> Block/page erased by a device erase

### 7.3.1 User Data (UD) Page Description

This is the user data page in the information block. The page can be erased and written by software. The page is erased by the ERA-SEPAGE command of the MSC\_WRITECMD register. Note that the page is not erased by a device erase operation. The device erase operation is described in 6.3.4 Authentication Access Point.

#### 7.3.2 Lock Bits (LB) Page Description

This page contains the following information:

- Main block Page Lock Words (PLWs)
- User data page Lock Word (ULWs)
- Debug Lock Word (DLW)
- Mass erase Lock Word (MLW)
- Authentication Access Port (AAP) lock word (ALW)
- Bootloader enable (CLW0)
- · Pin reset soft (CLW0)

The words in this page are organized as shown in Table 7.2 Lock Bits Page Structure on page 140:

Table 7.2. Lock Bits Page Structure

127	DLW
126	ULW
125	MLW
124	ALW
123	CLW1
122	CLW0
N	PLW[N]
1	PLW[1]
0	PLW[0]

There are 32 page lock bits per page lock word (PLW). Bit 0 refers to the first page and bit 31 refers to the last page within a PLW. Thus, PLW[0] contains lock bits for page 0-31 in the main block, PLW[1] contains lock bits for page 32-63 etc. A page is locked when the bit is 0. A locked page cannot be erased or written.

Word 127 is the debug lock word (DLW). The four LSBs of this word are the debug lock bits. If these bits are 0xF, then debug access is enabled. Debug access to the core is disabled from power-on reset until the DLW is evaluated immediately before the Cortex-M4 starts execution of the user application code. If the bits are not 0xF, then debug access to the core remains blocked.

Word 126 is the user page lock word (ULW). Bit 0 of this word is the User Data Page lock bit. Bit 1 in this word locks the Lock Bits Page. The lock bits can be reset by a device erase operation initiated from the Authentication Access Port (AAP) registers. The AAP is described in more detail in 6.3.4 Authentication Access Point. Note that the AAP is only accessible from the debug interface, and cannot be accessed from the Cortex-M4 core.

Word 125 is the mass erase lock word (MLW). For devices that support read-while-write, bit 0 locks the lower half of the flash, preventing mass erase, and bit 1 locks the upper half of the flash. For devices that do not support read-while-write, bit 0 locks the entire flash. The mass erase lock bits will not have any effect on device erases initiated from the Authenitication Access Port (AAP) registers. The AAP is described in more detail in 6.3.4 Authentication Access Point.

Word 124 is the Authentication Access Port (AAP) lock word (ALW) and the four LSBs of this word are the lock bits. If these bits are 0xF, then AAP access is enabled. If the bits are not 0xF, AAP is disabled and it is impossible to access the device through the AAP. Bit 31 of the ALW may be used to allow AAP access under controlled conditions. If bit 31 is set to 1, software running on the device can unlock AAP access using the MSC\_AAPUNLOCKCMD register. If bit 31 is cleared to 0, software will not be able to use MSC\_AAPUNLOCKCMD to unlock AAP access. NOTE - locking the AAP completely (including the LSBs and bit 31) is irreversible. Once the AAP is locked, it will be impossible to perform an external mass erase and the AAP lock cannot be reset. The only way to program the device when the AAP is locked is through a boot loader or by SW already loaded into the FLASH.

Word 123 is configuration word One. It contains the Bankswitch disable bit.

Word 122 is configuration word Zero. Bit 2 is the pinresetsoft bit. Bit 1 is the bootloader enable bit.

#### 7.3.3 Device Information (DI) Page

This read-only page holds oscillator and ADC calibration data from the production test as well as an unique device ID. The page is further described in 4. Memory and Bus System.

#### 7.3.4 Bootloader

The memory space includes an area for custom-programmed bootloaders. The available bootloader area is 32 KB for this device family. By default, the system is configured to boot directly into user software after system reset, and there is not a pre-programmed bootloader in the device. If a custom bootloader which follows Silicon Labs' bootloader recommendations outlined in *AN0003: UART Bootloader* (www.silabs.com/32bit-appnotes) is programmed into the bootloader area, the system can be redirected to boot from this area by setting bit 1 in config lock word 0 (CLW0) at word 122 of the lockbit (LB) page.

After any device reset, the bootloader area is accessible to both software reads and writes. Reading and writing of this area may be disabled with the MSC\_BOOTLOADERCTRL register. Note that this register is write-once, so after writing the register, a reset of the system is required in order to change permissions again.

**Note:** Software should never erase "Reserved" pages when bootloader write/erase is enabled. Doing so may cause the device to become non-functional and irrevocably locked.

#### 7.3.5 Device Revision

Family, FamilyAlt, RevMajor, RevMajorAlt, RevMinor can be accessed through ROM Table. The Revision number is extracted from the PID2 and PID3 registers, as illustrated in Table 7.3 Revision Number Extraction on page 141. The Rev[7:4] and Rev[3:0] must be combined to form the complete revision number Revision[7:0].

Table 7.3. Revision Number Extraction

	PID2 (0xE00FFFE8)		PID3 (0xE00FFFEC)							
31:8	7:4	3:0	31:8	7:4	3:0					
	Rev[7:4]			Rev[3:0]						

The Revision number is to be interpreted according to Table 7.4 Revision Number Interpretation on page 141.

Table 7.4. Revision Number Interpretation

Revision[7:0]	Revision
0x00	A

#### 7.3.6 Post-reset Behavior

Calibration values are automatically written to registers by the MSC before application code startup. The values are also available to read from the DI page for later reference by software. Other information such as the device ID and production date is also stored in the DI page and is readable from software.

If the bootloader is not bypassed, the system will boot up from the bootloader at address 0x0FE10000.

#### 7.3.7 Flash Startup

On transitions from EM2/3 to EM0, the flash must be powered up. The time this takes depends on the current operating conditions. To have a deterministic startup-time, set STDLY0 in MSC\_STARTUP to 0x64 and clear STDLY1, ASTWAIT, STWSEN and STWS. This will result in a 10 us delay before the flash is ready. The system will wake up before this, but the Cortex will stall on the first access to the flash until it is ready. Execute code from RAM or cache to get a quicker startup.

To get the fastest possible startup when waking, i.e. a startup that depends on the current operating conditions, set STDLY0 to 0x28 and set ASTWAIT in MSC\_STARTUP. When configured this way, the system will poll the flash to determine when it is ready, and then start execution.

For even quicker startup, run code in beginning with a set of wait-states. Set STDLY0 to 0x32, STDLY1 to 0x32, and set ASTWAIT and STWSEN. Then configure STWS in MSC\_STARTUP to the number of waitstates to run with. With this setup, sampling will begin with the given number of waitstates after 5 us, and the system will run with this number of waitstates for the remaining 5 us before returning to normal operation

A recommended setting for MSC\_STARTUP register is to leave STDLY0 at its reset value and set ASTWAIT to one for active sampling Set STWSEN to zero to bypass the second delay period.

Flash wakeup on demand is supported when wakeup from EM2/3 to EM0. Set bit PWRUPONDEMAND of register MSC\_CTRL to one to enable the power up on demand. When enabled during powerup, flash will enter sleep mode and waiting for either pending flash read transaction or software command to MSC\_CMD.PWRUP bit. If software command wakeup, and interrupt of MSC\_IF.PWRUPF will be flaged if the MSC\_IEN.PWRUPF is set

#### 7.3.8 Wait-states

Table 7.5. Flash Wait-States

Wait-States	Frequency
WS0	no more than 25 MHz
WS1	above 25 MHz and no more than 40 MHz

### 7.3.8.1 One Wait-state Access

After reset, the HFCORECLK is normally 19 MHz from the HFRCO and the MODE field of the MSC\_READCTRL register is set to WS1 (one wait-state). The reset value must be WS1 as an uncalibrated HFRCO may produce a frequency higher than 26 MHz. Software must not select a zero wait-state mode unless the clock is guaranteed to be 26 MHz or below, otherwise the resulting behavior is undefined. If a HFCORECLK frequency above 26 MHz is to be set by software, the MODE field of the MSC\_READCTRL register must be set to WS1 or WS1SCBTP before the core clock is switched to the higher frequency clock source.

When changing to a lower frequency, the MODE field of the MSC\_READCTRL register must be set to WS0 or WS0SCBTP only after the frequency transition has completed. If the HFRCO is used, wait until the oscillator is stable on the new frequency. Otherwise, the behavior is unpredictable.

To run at a frequency higher than 40 MHz, WS2 or WS2SCBTP must be selected to insert two wait-states for every flash access.

### 7.3.8.2 Zero Wait-state Access

At 26 MHz and below, read operations from flash may be performed without any wait-states. Zero wait-state access greatly improves code execution performance at frequencies from 26 MHz and below. By default, the Cortex-M4 uses speculative prefetching and If-Then block folding to maximize code execution performance at the cost of additional flash accesses and energy consumption.

#### 7.3.8.3 Operation Above

To run at frequencies higher than 26 MHz, MODE in MSC\_READCTRL must be set to WS1 or WS1SCBTP.

### 7.3.9 Suppressed Conditional Branch Target Prefetch (SCBTP)

MSC offers a special instruction fetch mode which optimizes energy consumption by cancelling Cortex-M4 conditional branch target prefetches. Normally, the Cortex-M4 core prefetches both the next sequential instruction and the instruction at the branch target address when a conditional branch instruction reaches the pipeline decode stage. This prefetch scheme improves performance while one extra instruction is fetched from memory at each conditional branch, regardless of whether the branch is taken or not. To optimize for low energy, the MSC can be configured to cancel these speculative branch target prefetches. With this configuration, energy consumption is more optimal, as the branch target instruction fetch is delayed until the branch condition is evaluated.

The performance penalty with this mode enabled is source code dependent, but is normally less than 1% for core frequencies from 26 MHz and below. To enable the mode at frequencies from 26 MHz and below write WS0SCBTP to the MODE field of the MSC\_READCTRL register. For frequencies above 26 MHz, use the WS1SCBTP mode, and for frequencies above 40 MHz, use the WS2SCBTP mode. An increased performance penalty per clock cycle must be expected compared to WS0SCBTP mode. The performance penalty in WS1SCBTP/WS2SCBTP mode depends greatly on the density and organization of conditional branch instructions in the code.

### 7.3.10 Cortex-M4 If-Then Block Folding

The Cortex-M4 offers a mechanism known as if-then block folding. This is a form of speculative prefetching where small if-then blocks are collapsed in the prefetch buffer if the condition evaluates to false. The instructions in the block then appear to execute in zero cycles. With this scheme, performance is optimized at the cost of higher energy consumption as the processor fetches more instructions from memory than it actually executes. To disable the mode, write a 1 to the DISFOLD bit in the NVIC Auxiliary Control Register; see the Cortex-M4 Technical Reference Manual for details. Normally, it is expected that this feature is most efficient at core frequencies above 26 MHz. Folding is enabled by default.

#### 7.3.11 Instruction Cache

The MSC includes an instruction cache. The instruction cache for the internal flash memory is enabled by default, but can be disabled by setting IFCDIS in MSC\_READCTRL. When enabled, the instruction cache typically reduces the number of flash reads significantly, thus saving energy. In most cases a cache hit-rate of more than 70 % is achievable. When a 32-bit instruction fetch hits in the cache the data is returned to the processor in one clock cycle. Thus, performance is also improved when wait-states are used (i.e. running at frequencies above 26 MHz).

The instruction cache is connected directly to the ICODE bus on the ARM core and functions as a memory access filter between the processor and the memory system, as illustrated in Figure 7.1 Instruction Cache on page 144. The cache consists of an access filter, lookup logic, SRAM, and two performance counters. The access filter checks that the address for the access is to on-chip flash memory (instructions in RAM are not cached). If the address matches, the cache lookup logic and SRAM is enabled. Otherwise, the cache is bypassed and the access is forwarded to the memory system. The cache is then updated when the memory access completes. The access filter also disables cache updates for interrupt context accesses if caching in interrupt context is disabled. The performance counters, when enabled, keep track of the number of cache hits and misses. The cachelines are filled up continuously one word at a time as the individual words are requested by the processor. Thus, not all words of a cacheline might be valid at a given time.




Figure 7.1. Instruction Cache

By default, the instruction cache is automatically invalidated when the contents of the flash is changed (i.e. written or erased). In many cases, however, the application only makes changes to data in the flash, not code. In this case, the automatic invalidate feature can be disabled by setting AIDIS in MSC\_READCTRL. The cache can (independent of the AIDIS setting) be manually invalidated by writing 1 to INVCACHE in MSC\_CMD.

**Note:** The icache flush is not triggered at the event of a bus fault. As a result, when an instruction fetch results in a bus fault, invalid data may be cached. This means that the next time the instruction that caused the bus fault is fetched, the processor core will get the invalid cached data without any bus fault. In order to avoid invalid cached data propagation to the processor core, software should manually invalidate icache by writing 1 to INVCACHE in MSC\_CMD at the event of a bus fault.

In general it is highly recommended to keep the cache enabled all the time. However, for some sections of code with very low cache hitrate more energy-efficient execution can be achieved by disabling the cache temporarily. To measure the hit-rate of a code-section, the built-in performance counters can be used. Before the section, start the performance counters by writing 1 to STARTPC in MSC\_CMD. This starts the performance counters, counting from 0. At the end of the section, stop the performance counters by writing 1 to STOPPC in MSC\_CMD. The number of cache hits and cache misses for that section can then be read from MSC\_CACHEHITS and MSC\_CACHEMISSES respectively. The total number of 32-bit instruction fetches will be MSC\_CACHEHITS + MSC\_CACHEMISSES. Thus, the cache hit-ratio can be calculated as MSC\_CACHEHITS / (MSC\_CACHEHITS + MSC\_CACHEMISSES). When MSC\_CACHEHITS overflows the CHOF interrupt flag is set. When MSC\_CACHEMISSES overflows the CMOF interrupt flag is set. These flags must be cleared explicitly by software. The range of the performance counters can thus be extended by increasing a counter in the MSC interrupt routine. The performance counters only count when a cache lookup is performed. If the lookup fails, MSC\_CACHEMISSES is increased. If the lookup is successful, MSC\_CACHEHITS is increased. For example, a cache lookup is not performed if the cache is disabled or the code is executed from RAM.

**Note:** When caching of vector fetches and instructions in interrupt routines is disabled (ICCDIS in MSC\_READCTRL is set), the performance counters do not count when these types of fetches occur (i.e. while in interrupt context).

By default, interrupt vector fetches and instructions in interrupt routines are also cached. Some applications may get better cache utilization by not caching instructions in interrupt context. This is done by setting ICCDIS in MSC\_READCTRL. You should only set this bit based on the results from a cache hit ratio measurement. In general, it is recommended to keep the ICCDIS bit cleared. Note that look-ups in the cache are still performed, regardless of the ICCDIS setting - but instructions are not cached when cache misses occur inside

the interrupt routine. So, for example, if a cached function is called from the interrupt routine, the instructions for that function will be taken from the cache.

The cache content is not retained in EM2, EM3 and EM4. The cache is therefore invalidated regardless of the setting of AIDIS in MSC\_READCTRL when entering these energy modes. Applications that switch frequently between EM0 and EM2/3 and executes the very same non-looping code almost every time will most likely benefit from putting this code in RAM. The interrupt vectors can also be put in RAM to reduce current consumption even further.

## 7.3.12 Low Voltage Flash Read

The devices support low voltage flash reads. Because it takes a longer time to read from flash with a lower voltage supply MSC\_READCTRL.MODE should be programmed accordingly. It is recommended that software should follow certain sequences for supply voltage scaling up and down. See the EMU chapter for details.

Flash write/erase is not supported in low voltage mode. Any write/erase command will be ignored if flash is operated in a low voltage mode and the interrupt flag MSC IF.LVEWRITE will be set.

### 7.3.13 Bank Switching Operation

On devices with dual-bank flash, user software can issue a bank switching command to swap between two flash instances.

Status bit MSC\_STATUS.BANKSWITCHED indicates if the address 0x0000\_0000 is currently pointing to the first or second flash instance. At power-on reset, address 0 will always point to the first flash instance. A command to MSC\_CMD.SWITCHINGBANK will swap the two flash instances immediately.

It is recommended to issue the bank switching command from a bootloader or RAM, as a switching command from flash could introduce un-predictable behavior.

A typical bank switching usage is described here: During the chip power up sequence, the bootloader will fetch parameters from a fixed addresses of both flash instances. The parameters could be firmware revision numbers, error checking codes, or other flags. Based on the parameters, the bootloader should make the decision if bank switching should be performed or not. The bank switching operation should be executed before the CPU fetches the first instruction from address 0x0.

### 7.3.14 Erase and Write Operations

Both page erase and write operations require that the address is written into the MSC\_ADDRB register. For erase operations, the address may be any within the page to be erased. Load the address by writing 1 to the LADDRIM bit in the MSC\_WRITECMD register. The LADDRIM bit only has to be written once when loading the first address. After each word is written the internal address register ADDR will be incremented automatically by 4. The INVADDR bit of the MSC\_STATUS register is set if the loaded address is outside the flash and the LOCKED bit of the MSC\_STATUS register is set if the page addressed is locked. Any attempts to command erase of or write to the page are ignored if INVADDR or the LOCKED bits of the MSC\_STATUS register are set. To abort an ongoing erase, set the ERASEABORT bit in the MSC\_WRITECMD register.

When a word is written to the MSC\_WDATA register, the WDATAREADY bit of the MSC\_STATUS register is cleared. When this status bit is set, software or DMA may write the next word.

A single word write is commanded by setting the WRITEONCE bit of the MSC\_WRITECMD register. The operation is complete when the BUSY bit of the MSC\_STATUS register is cleared and control of the flash is handed back to the AHB interface, allowing application code to resume execution.

For a DMA write the software must write the first word to the MSC\_WDATA register and then set the WRITETRIG bit of the MSC WRITECMD register. DMA triggers when the WDATAREADY bit of the MSC\_STATUS register is set.

It is possible to write words twice between each erase by keeping at 1 the bits that are not to be changed. Let us take as an example writing two 16 bit values, 0xAAAA and 0x5555. To safely write them in the same flash word this method can be used:

- Write 0xFFFFAAAA (word in flash becomes 0xFFFFAAAA)
- Write 0x5555FFFF (word in flash becomes 0x5555AAAA)

Note that there is a maximum of two writes to the same word between each erase due to a physical limitation of the flash.

#### Note:

Flash write/erase is not supported in low voltage mode. Any write/erase command will be ignored if flash is operated in a low voltage mode and the interrupt flag MSC IF.LVEWRITE will be set.

#### Note:

During a write or erase, flash read accesses not subject to read-while-write will be stalled, effectively halting code execution from flash. Code execution continues upon write/erase completion. Code residing in RAM may be executed during a write/erase operation regardless of whether read-while-write is enabled or not.

## 7.3.14.1 Read-While-Write

Parts with 512 KB flash or more have the ability to read from the flash while writing to it. On these parts, reading from the lower half of the flash is possible while writing/erasing from the upper half of the flash and vice versa. Enable read-while-write by setting RWWEN in MSC WRITECTRL.

The information pages can be written and erased while running from the lower half of the flash

### 7.3.14.2 Mass Erase

A mass erase can be initiated from software using ERASEMAIN0 and ERASEMAIN1 in MSC\_WRITECMD. These commands will for devices supporting read-while-write start a masserase on the lower and upper half of the flash respectively. For devices not supporting read-while-write, MASSERASE0 will start a mass erase of the entire flash. Prior to initiating a mass erase, MSC\_MASSLOCK must be unlocked by writing 0x631A to it. After a mass erase has been started, this register can be locked again to prevent runaway code from accidentally triggering a mass erase.

The regular flash page lock bits will not prevent a mass erase. To prevent software from initiating mass erases, use the mass erase lock bits in the mass erase lock word (MLW).

## 7.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	MSC_CTRL	RWH	Memory System Control Register
0x004	MSC_READCTRL	RWH	Read Control Register
0x008	MSC_WRITECTRL	RW	Write Control Register
0x00C	MSC_WRITECMD	W1	Write Command Register
0x010	MSC_ADDRB	RW	Page Erase/Write Address Buffer
0x018	MSC_WDATA	RW	Write Data Register
0x01C	MSC_STATUS	R	Status Register
0x030	MSC_IF	R	Interrupt Flag Register
0x034	MSC_IFS	W1	Interrupt Flag Set Register
0x038	MSC_IFC	(R)W1	Interrupt Flag Clear Register
0x03C	MSC_IEN	RW	Interrupt Enable Register
0x040	MSC_LOCK	RWH	Configuration Lock Register
0x044	MSC_CACHECMD	W1	Flash Cache Command Register
0x048	MSC_CACHEHITS	R	Cache Hits Performance Counter
0x04C	MSC_CACHEMISSES	R	Cache Misses Performance Counter
0x054	MSC_MASSLOCK	RWH	Mass Erase Lock Register
0x05C	MSC_STARTUP	RW	Startup Control
0x070	MSC_BANKSWITCHLOCK	RWH	Bank Switching Lock Register
0x074	MSC_CMD	W1	Command Register
0x090	MSC_BOOTLOADERCTRL	RW	Bootloader Read and Write Enable, Write Once Register
0x094	MSC_AAPUNLOCKCMD	W1	Software Unlock AAP Command Register
0x098	MSC_CACHECONFIG0	RW	Cache Configuration Register 0
0x100	MSC_RAMCTRL	RW	RAM Control Enable Register

## 7.5 Register Description

## 7.5.1 MSC\_CTRL - Memory System Control Register

7.5.1 IVIS		1		J. y	∪y:			, i i ti '	J. 1\		,,,,,																				
Offset														Ві	it Po	siti	on														
0x000	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	19	ဝ	∞	7	9	2	4	က	7	_	_
Reset																											0	0	0	0	1
Access																											₩ M	₹	ΑW	₹	<u>≥</u>
Name																											TIMEOUTFAULTEN	IFCREADCLEAR	PWRUPONDEMAND	CLKDISFAULTEN	ADDREALII TEN
Bit	Name					Re	set			Ac	cess	s	Des	crip	tion																
31:5	Reser	Name     Reset     Access     Description       Reserved     To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions       TIMEOUTFAULTEN     0     RW     Timeout Bus Fault Response Enable														)-															
4	TIMEC	DUTI	FAUI	LTE	N	0				RW	/		Tim	eou	t Bu	s Fa	ault	Res	spo	nse	Ena	ble									
	When ter fror																		out	duri	ng a	n ac	cces	s, e.	g., '	whe	n re	adin	ıg a	regi	S-
3	IFCRE	ADO	CLEA	٩R		0				RW	/		IFC	Rea	ad C	lear	s IF	:													
	This bi	it coı	ntrol	s wł	nat h	napp	ens	wh	en a	an IF	C re	egis	ster i	naı	modı	ule i	s re	ad.													
	Value												Des	cript	tion																_
	0												IFC	regi	ster	read	ds 0	. No	sid	e-et	fect	whe	en re	adir	ng.						_
	1														ster s are				ame	e val	lue a	as IF	, an	d the	e co	rres	pon	ding	inte	er-	
2	PWRL	JPOI	NDE	MAI	ND	0				RW	/		Pov	ver l	<b>Ир о</b>	n D	ema	and	Dui	ring	Wal	ke U	Jp								
	When issue բ															SC	to is	ssue	e po	wer	up r	eque	est t	o CI	MU.	If n	ot se	et, w	/ill a	lway	'S
1	CLKDI	ISFA	ULT	EN		0				RW	/		Clo	ck-d	lisab	led	Bu	s Fa	ault	Res	pon	ıse l	Ena	ble							
	When	this	bit is	set	t, bu	ısfau	ults	are (	gen	erate	ed o	n a	cces	ses	to p	eripl	hera	als/s	yste	em c	levio	es v	vith	cloc	ks c	disal	oled				
0	ADDR	FAU	LTE	N		1				RW	/		Inva	alid	Add	ress	s Bı	ıs F	ault	Re	spo	nse	Ena	able							

When this bit is set, busfaults are generated on accesses to unmapped parts of system and code address space

## 7.5.2 MSC\_READCTRL - Read Control Register

Offset															Ві	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	ω	7	9	5	4	က	2	_	0
Reset		'	'	0		1	3	Š		•		•		•	'		•						0	_			0	0	0			
Access				W.				[ } Y															Z.	W.			W.	W.	W.			
Name				SCBTP				NO.															USEHPROT	PREFETCH			ICCDIS	AIDIS	IFCDIS			

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
28	SCBTP	0	RW	Suppress Conditional Branch Target Perfetch

Enable suppressed Conditional Branch Target Prefetch (SCBTP) function. SCBTP saves energy by delaying Cortex-M conditional branch target prefetches until the conditional branch instruction is in the execute stage. When the instruction reaches this stage, the evaluation of the branch condition is completed and the core does not perform a speculative prefetch of both the branch target address and the next sequential address. With the SCBTP function enabled, one instruction fetch is saved for each branch not taken, with a negligible performance penalty.

27:26	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
25:24	MODE	0x1	RWH	Read Mode

After reset, the core clock is 19 MHz from the HFRCO and the MODE field of MSC\_READCTRL register is set to WS1. The reset value is WS1 because the HFRCO may produce a frequency above 19 MHz before it is calibrated. A large wait states is associated with high frequency. When changing to a higher frequency, this register must be set to a large wait states first before the core clock is switched to the higher frequency. When changing to a lower frequency, this register should be set to lower wait states after the frequency transition has been completed. If the HFRCO is used as clock source, wait until the oscillator is stable on the new frequency to avoid unpredictable behavior. See Flash Wait-States table for the corresponding threshold for different wait-states.

	Value	Mode		Description
	0	WS0		Zero wait-states inserted in fetch or read transfers
	1	WS1		One wait-state inserted for each fetch or read transfer. See Flash Wait-States table for details
	2	WS2		Two wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details
	3	WS3		Three wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details
3:10	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
	USEHPROT	0	RW	AHB_HPROT Mode
	Use ahb_hrpot to	determine if the	instruction is	s cacheable or not
	PREFETCH	1	RW	Prefetch Mode
	Set to configure le	evel of prefetchir	ng.	
:6	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
5	ICCDIS	0	RW	Interrupt Context Cache Disable
		,		vector fetches and instruction fetches in interrupt context. Cache lookup will the performance counters will not count when these types of fetches occur.
4	AIDIS	0	RW	Automatic Invalidate Disable
	When this bit is se	et the cache is not	automatical	ly invalidated when a write or page erase is performed.
3	IFCDIS	0	RW	Internal Flash Cache Disable
	Disable instruction	n cache for interna	al flash memo	ory.
2:0	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

# 7.5.3 MSC\_WRITECTRL - Write Control Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•	•	•	•			•		•	•	•	•	•					•		•		•	•	•	•	0			•	0	0
Access																											₹				₹	₩ M
Name																											RWWEN				IRQERASEABORT	WREN

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	RWWEN	0	RW	Read-While-Write Enable
	•			in be done while writes/erases are being done in the lower half of the flash, a flash write/erase will stall the access until the write/erase has completed.
4:2	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	IRQERASEABORT	0	RW	Abort Page Erase on Interrupt
	When this bit is set to from Flash will halt the	-	/l interrupt	aborts any current page erase operation. Executing that interrupt vector
0	WREN	0	RW	Enable Write/Erase Controller
	When this bit is set, the	ne MSC write an	d erase fu	nctionality is enabled

# 7.5.4 MSC\_WRITECMD - Write Command Register

Offset				В	it Posit	ion													
0x00C	33 33 25 28 27 28 28 28 28	22 24 22 23 23 23 23 23 23 23 23 23 23 23 23	20 20	7 18	15	4	13	12	= 5	2 o	8	7	9	5	4	က	2	_	0
Reset				' '	' '	1		0		0	0			0	0	0	0	0	0
Access							3	W		>	<b>X</b>			8	W	×	W	<b>M</b>	W1
Name							i i	CLEARWDAIA		ERASEMAIN1	ERASEMAINO			ERASEABORT	WRITETRIG	WRITEONCE	END	SEPAGE	RIM
							1	CLEA		ERAS	ERAS			ERAS	WRITE	WRITE	WRITEEND	ERAS	LADDRIM
Bit	Name	Reset	Access	Descrip	otion														
31:13	Reserved	To ensure contions	npatibility v	vith future	device	s, alı	ways	writ	te bits	to 0	. Мо	re ir	nforn	natio	on in	1.2	Col	nver	)-
12	CLEARWDATA	0	W1	Clear W	/DATA	State	Э												
	Will set WDATAREAD	Y and DMA req	uest. Shou	uld only be	e used v	when	no w	rite	is ac	tive.									
11:10	Reserved	To ensure contions	npatibility v	vith future	device	s, alı	ways	writ	te bits	to 0	. Мо	re ir	nforn	natio	on in	1.2	Col	nver	)-
9	ERASEMAIN1 0 W1 Mass Erase Region 1																		
	ERASEMAIN1 0 W1 Mass Erase Region 1  Initiate mass erase of region 1. For devices supporting read-while-write, this is the upper half of the flash. Before upper MSC_MASSLOCK must be unlocked. To completely prevent access from software, clear bit 1 in the mass erase lock-we (MLW)																		
8	ERASEMAIN0	0	W1	Mass E	rase Re	egio	n 0												
	Initiate mass erase of it is the entire flash. B 0 in the mass erase lo	efore use MSC_	MASSLO																
7:6	Reserved	To ensure contions	npatibility v	vith future	device	s, alı	ways	writ	te bits	to 0	. Мо	re ir	nforn	natio	on in	1.2	Coi	nver	)-
5	ERASEABORT	0	W1	Abort E	rase S	eque	ence												
	Writing to this bit will a	abort an ongoing	g erase sec	quence.															
4	WRITETRIG	0	W1	Word W	/rite Se	quei	nce T	rigo	ger										
	Start write of the first timeout. When ADDR two words are require	t is incremented	past the p	age bour	ndary, A	DDR													
3	WRITEONCE	0	W1	Word W	/rite-Or	nce T	Γrigge	er											
	Write the word in MS completes. The WRE is written, but the inte	N bit in the MSC	_WRITEC	TRL regis	ster mus	st be	set in	or	der to	use	this	con	nmai	nd. (	Only	a si	ingle	e wo	rd
2	WRITEEND	0	W1	End Wr	ite Mod	le													
	Write 1 to end write m	node when using	the WRIT	ETRIG co	ommano	d.													
1	ERASEPAGE	0	W1	Erase F															
	Erase any user define be set in order to use		by the MS	SC_ADDF	RB regis	ster. <sup>-</sup>	The W	VRE	EN bit	in th	e M	SC_	WR.	ITEC	CTR	L re	giste	er m	ust

Bit	Name	Reset	Access	Description
0	LADDRIM	0	W1	Load MSC_ADDRB Into ADDR
		by 4 after each		om the MSC_ADDRB register. The internal address register ADDR is incre- ritten. When ADDR is incremented past the page boundary, ADDR is set to

## 7.5.5 MSC\_ADDRB - Page Erase/Write Address Buffer

Offset															Bit	Posi	tion													
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	<del>ا</del> 4	14	<u> </u>	5 5	7	10	6	ω	7	9	2	4	3	2	- 0
Reset													•	•	·	0×0000000×0	•	•												
Access																ΑW														
Name																ADDRB														
Bit	Na	me					Re	set			Ac	cess	D	esc	cript	ion														

31:0 ADDRB 0x0000000 RW Page Erase or Write Address Buffer

This register holds the page address for the grase or write operation. This register is loaded into the internal MSC ADDR.

This register holds the page address for the erase or write operation. This register is loaded into the internal MSC\_ADDR register when the LADDRIM field in MSC\_WRITECMD is set.

## 7.5.6 MSC\_WDATA - Write Data Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	0000000000															
Access																2	<u>}</u>															
Name																V L V C) V l	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	WDATA	0x00000000	RW	Write Data
	The data to be written	n to the address	in MSC A	DDD. This register must be written when the WDATAREADY hit of

The data to be written to the address in MSC\_ADDR. This register must be written when the WDATAREADY bit of MSC\_STATUS is set.

## 7.5.7 MSC\_STATUS - Status Register

Offset				В	it Positio	n											
0x01C	30 29 28	27 26 25 24	22 22 20 20	19   19   17	15   5	<u>4</u> ε ε	7 5	9	တ ထ	^	9	2	4	က	7	-	0
Reset	0×0	0×0								0	0	0	0	_	0	0	0
Access	α.	ď								2	2	22	22	22	<u>~</u>	~	~
Name	PWRUPCKBDFAILCOUNT	WDATAVALID								BANKSWITCHED	PCRUNNING	ERASEABORTED	WORDTIMEOUT	WDATAREADY	INVADDR	LOCKED	BUSY
Bit	Name	Reset	Access	Descrip	tion												
31:28	PWRUPCKBDI COUNT	FAIL- 0x0	R	Flash P	ower Up	Checke	rboaı	rd Pa	ttern (	Chec	k F	ail C	our	ıt			
		now many times	checkboard pat	tern check	fail occur	ed after	a res	et sec	quence	€.							
27:24	WDATAVALID	0x0	R	Write D	ata Buffe	r Valid I	Flag										
	This field tells h	now many valid	data in the write	buffer, eac	h bit indic	cates on	e buff	er ent	try								
23:8	Reserved	To ensi	ure compatibility	with future	devices,	always	write l	bits to	0. Mc	ore in	forn	natic	n in	1.2	Coi	nven	) <b>-</b>
7	BANKSWITCH	ED 0	R	BANK S	SWITCHII	NG STA	rus										
	This bit is zero	while the addre	ss 0 starts from	region 0. T	his bit is	one whe	n add	ress (	) start	s fror	m re	gion	1.				
6	PCRUNNING	0	R		nance Co			•									
	This bit is set we this bit is cleared		nance counters a	re running	. When o	ne perfo	rmano	ce co	unter r	each	ies t	he n	naxi	mun	n va	lue,	
5	ERASEABORT	ED 0	R	The Cu	rrent Flas	sh Erase	e Ope	ratio	n Abo	rted							
		·	peration was abo		•												
4	WORDTIMEOU		R		Vrite Wor									۱			L
		d to the AHB int	ATA was not writ terface. This bit is ered.														
3	WDATAREADY	′ 1	R	WDATA	Write Re	eady											
			nt of MSC_WDAT written to flash.								egis	ster i	may	be	upda	ated	
2	INVADDR	0	R	Invalid	Write Ad	dress o	r Eras	se Pa	ge								
	Set when softw	are attempts to	load an invalid (	unmapped	) address	into AD	DR										
1	LOCKED	0	R	Access	Locked												
	· · · · · · · · · · · · · · · · · · ·	ast erase or wri	te is aborted due				traints	3									
0	BUSY	0	R		Vrite Bus	-											
	When set, an e	rase or write op	eration is in prog	gress and r	new comm	nands ai	e ign	ored									

## 7.5.8 MSC\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	æ	7	9	2	4	က	2	_	0
Reset		•	'	•	'							•		•										0		0	0	0	0	0	0	0
Access																								œ		œ	œ	œ	œ	œ	ď	ď
Name																								LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure tions	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
8	LVEWRITE	0	R	Flash LVE Write Error Flag
	If one, flash contro	oller write comm	nand received v	while in LVE mode
7	Reserved	To ensure tions	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	WDATAOV	0	R	Flash Controller Write Buffer Overflow
	If one, flash contro	oller write buffer	overflow detec	cted
5	ICACHERR	0	R	ICache RAM Parity Error Flag
	If one, iCache RA	M parity Error d	etected	
4	PWRUPF	0	R	Flash Power Up Sequence Complete Flag
	Set after MSC_CI	MD.PWRUP rec	eived, flash po	wered up complete and ready for read/write
3	CMOF	0	R	Cache Misses Overflow Interrupt Flag
	Set when MSC_C	ACHEMISSES	overflows	
2	CHOF	0	R	Cache Hits Overflow Interrupt Flag
	Set when MSC_C	ACHEHITS ove	erflows	
1	WRITE	0	R	Write Done Interrupt Read Flag
	Set when a write i	s done		
0	ERASE	0	R	Erase Done Interrupt Read Flag
	Set when erase is	done		
-				

## 7.5.9 MSC\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	2	4	က	2	_	0
Reset			•												•	•	•			•			•	0		0	0	0	0	0	0	0
Access																								W M		W W	W	W	W	M1	W	W
Name																								LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure cor	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	LVEWRITE	0	W1	Set LVEWRITE Interrupt Flag
	Write 1 to set the LV	EWRITE interrup	t flag	
7	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	WDATAOV	0	W1	Set WDATAOV Interrupt Flag
	Write 1 to set the W	DATAOV interrup	t flag	
5	ICACHERR	0	W1	Set ICACHERR Interrupt Flag
	Write 1 to set the IC	ACHERR interrup	ot flag	
4	PWRUPF	0	W1	Set PWRUPF Interrupt Flag
	Write 1 to set the PV	VRUPF interrupt	flag	
3	CMOF	0	W1	Set CMOF Interrupt Flag
	Write 1 to set the CM	/IOF interrupt flag		
2	CHOF	0	W1	Set CHOF Interrupt Flag
	Write 1 to set the Ch	HOF interrupt flag		
1	WRITE	0	W1	Set WRITE Interrupt Flag
	Write 1 to set the W	RITE interrupt fla	9	
0	ERASE	0	W1	Set ERASE Interrupt Flag
	Write 1 to set the EF	RASE interrupt fla	g	

## 7.5.10 MSC\_IFC - Interrupt Flag Clear Register

Offset											В	it Posit	ion														
0x038	30	62 6	27	26	25	23	22	- Z	2	19	17	16	4	13	12	7	9	6	<u>∞</u>	7	9	5	4	က	2	_	0
Reset																	l		0		0	0	0	0	0	0	0
Access																			(R)W1		(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																			LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	СНОЕ	WRITE	ERASE
Bit	Name				Rese	t		Acce	ess	s Des	crip	otion															
31:9	Reserve	d			To en tions	sure	сотр	atibii	lity	with fo	ıture	device	s, al	way	s wr	ite b	its t	0 0.	Mor	re in	forn	natio	on in	1.2	Col	nver	1-
8	LVEWRI	TE			0			R)W	/1	Cle	ar L\	VEWRI	TE li	nter	rupt	Fla	g										
	Write 1 to	o cle is fe	ear the	LVI mus	EWRIT	E int	errup d glo	flag bally	in	Reading MSC.)	g reti	urns the	val	ue o	f the	e IF a	and	clea	rs tl	he c	orre	spo	ndir	ng in	terrı	upt	
7	Reserve	d			To en tions	sure	сотр	atibii	lity	with fo	ıture	device	s, al	way	s wr	ite b	its t	0 0.	Mor	re in	forn	natio	on in	1.2	Col	nver	7-
6	WDATA	OV			0			R)W	/1	Cle	ar W	/DATA	)V Ir	nteri	upt	Fla	g										
	Write 1 to											urns the	valı	ue of	f the	IF a	and	clea	rs th	ne c	orre	spo	ndin	ıg in	terru	ıpt	
5	ICACHE	RR			0			R)W	/1	Cle	ar IC	CACHE	RR I	nter	rup	t Fla	ıg										
	Write 1 t											urns th	e val	ue c	of the	e IF	and	clea	ars t	he o	corre	espo	ndii	ng ir	nterr	upt	
4	PWRUP	F			0			R)W	/1	Cle	ar P	WRUP	- Int	erru	pt F	lag											
	Write 1 to										retur	ns the	/alue	e of t	the I	F ar	nd c	lears	s the	e co	rres	pon	ding	inte	errup	t fla	gs
3	CMOF				0			R)W	/1	Cle	ar C	MOF Ir	terr	upt	Flaç	J											
	Write 1 to										ırns	the val	ue of	the	IF a	ınd d	clea	rs the	e cc	orres	spor	ndin	g int	erru	pt fla	ags	
2	CHOF				0			R)W	/1	Cle	ar C	HOF In	terr	upt l	Flag	l											
	Write 1 to										ırns 1	the valu	ie of	the	IF a	nd c	lear	s the	e co	rres	pon	ding	g int	erru	pt fla	ags	
1	WRITE				0			R)W	/1	Cle	ar W	/RITE I	nter	rupt	Fla	g											
	Write 1 to										urns	the va	ue o	f the	: IF	and	clea	ırs th	ie c	orre	spo	ndin	g in	terru	ıpt f	lags	
0	ERASE				0			R)W	/1	Cle	ar E	RASE	nter	rupt	Fla	g											
	Write 1 to										turns	the va	lue c	of the	e IF	and	clea	ars th	ne c	orre	espo	ndir	ng ir	nterr	upt 1	lags	<b>5</b>

## 7.5.11 MSC\_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	ဝ	∞	7	9	2	4	က	2	_	0
Reset					•		•				•					•		•				•		0		0	0	0	0	0	0	0
Access																								₩ W		W.	S.	RW	S.	₩ M	₩ M	RW
Name																								LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	LVEWRITE	0	RW	LVEWRITE Interrupt Enable
	Enable/disable the	LVEWRITE interr	upt	
7	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	WDATAOV	0	RW	WDATAOV Interrupt Enable
	Enable/disable the	WDATAOV interre	upt	
5	ICACHERR	0	RW	ICACHERR Interrupt Enable
	Enable/disable the	ICACHERR inter	upt	
4	PWRUPF	0	RW	PWRUPF Interrupt Enable
	Enable/disable the	PWRUPF interru	ot	
3	CMOF	0	RW	CMOF Interrupt Enable
	Enable/disable the	CMOF interrupt		
2	CHOF	0	RW	CHOF Interrupt Enable
	Enable/disable the	CHOF interrupt		
1	WRITE	0	RW	WRITE Interrupt Enable
	Enable/disable the	WRITE interrupt		
0	ERASE	0	RW	ERASE Interrupt Enable
	Enable/disable the	ERASE interrupt		

## 7.5.12 MSC\_LOCK - Configuration Lock Register

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		ı	-	l		l	1	l		<u> </u>	1					1			•			•	1	0	nnnnn		1			-		
Access																								-	I } Y							
Name																								\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LOCKKEY							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock

Write any other value than the unlock code to lock access to MSC\_CTRL, MSC\_READCTRL, MSC\_WRITECMD, MSC\_STARTUP and MSC\_AAPUNLOCKCMD. Write the unlock code to enable access. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	MSC registers are unlocked
LOCKED	1	MSC registers are locked
Write Operation		
LOCK	0	Lock MSC registers
UNLOCK	0x1B71	Unlock MSC registers

## 7.5.13 MSC\_CACHECMD - Flash Cache Command Register

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset																														0	0	0
Access																														W1	W	M1
Name																														STOPPC	STARTPC	INVCACHE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	STOPPC	0	W1	Stop Performance Counters
	Use this commant bi	t to stop the perf	ormance c	ounters.
1	STARTPC	0	W1	Start Performance Counters
	Use this command b	it to start the per	formance o	counters. The performance counters always start counting from 0.
0	INVCACHE	0	W1	Invalidate Instruction Cache
	Use this register to in	nvalidate the inst	ruction cac	he.

## 7.5.14 MSC\_CACHEHITS - Cache Hits Performance Counter

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	28	17	16	15	4	13	12	7	9	6	œ	7	9	2	4	က	2	_	0
Reset	00000000000000000000000000000000000000																															
Access																						ſ	Y									
Name																						•	CACHEHIIS									

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
19:0	CACHEHITS	0x00000	R	Cache Hits Since Last Performance Counter Start Command
	Use to measure cac	he performance	for a particu	ular code section.

## 7.5.15 MSC\_CACHEMISSES - Cache Misses Performance Counter

Use to measure cache performance for a particular code section.

Offset															Bi	t Po	siti	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•					•	•			•												00000x0									
Access											α																					
Name																							CACHEMISSES									
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tior	1															
31:20	Re	serv	red				To tio		ure	com	pati	bility	/ wi	th fu	ture	dev	vices	s, alv	vay	s wr	ite b	its	to 0.	Мо	re ir	nforn	natio	on i	n 1.2	? Coi	nver	1-
19:0	CA	CHE	EMIS	SSE	S		0x0	0000	00		R			Cac	he N	/liss	es :	Sinc	e L	ast	Perf	for	man	ce C	ou	nter	Sta	rt (	Com	man	d	

## 7.5.16 MSC\_MASSLOCK - Mass Erase Lock Register

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	5	4	က	7	_	0
Reset	0X0001																<u> </u>															
Access																									[ }							
Name																								\L\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LOCANE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure o	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0001	RWH	Mass Erase Lock

Write any other value than the unlock code to lock access the the ERASEMAINn commands. Write the unlock code 631A to enable access. When reading the register, bit 0 is set when the lock is enabled. Locked by default.

Mode	Value	Description
Read Operation		
UNLOCKED	0	Mass erase unlocked
LOCKED	1	Mass erase locked
Write Operation		
LOCK	0	Lock mass erase
UNLOCK	0x631A	Unlock mass erase

## 7.5.17 MSC\_STARTUP - Startup Control

Offset															В	it Po	ositi	on														
0x05C	33	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			0x1			0	_	_	0x00 0x04D															<u> </u>								
Access			₽			M	Z M	R M							Š	≩ Ƴ											i	<b>≷</b>				
Name			STWS			STWSAEN	STWSEN	ASTWAIT							2	SIDLY1											0 1	SIDLYO				

	ST	STI		STI		STI
Bit	Name	Reset	Access	Description		
31	Reserved	To ensure c tions	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
30:28	STWS	0x1	RW	Startup Waitstates		
	Active wait for fla	sh startup startup	after SDLY0			
27	Reserved	To ensure c tions	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
26	STWSAEN	0	RW	Startup Waitstates Always	Enable	)
	Use the number	of waitstates given	by STWS d	uring startup always.		
25	STWSEN	1	RW	Startup Waitstates Enable	)	
	Use the number	of waitstates given	by STWS d	uring startup. During the optio	nal STD	LY1 timeout.
24	ASTWAIT	1	RW	Active Startup Wait		
	Active wait for fla	sh startup startup	after SDLY0			
23:22	Reserved	To ensure c	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
21:12	STDLY1	0x001	RW	Startup Delay 0		
	fore starting up s		ne reset valu	e of this field may differ from t		artup sampling will be attempted be- e shown in this description. The reset
11:10	Reserved	To ensure c	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
9:0	STDLY0	0x04D	RW	Startup Delay 0		
				Note that the reset value of th device is the optimal value.	is field r	nay differ from the value shown in this

## 7.5.18 MSC\_BANKSWITCHLOCK - Bank Switching Lock Register

7.3.10 W	OO_DAIN		011		<i>-</i> 11	Du.	iik O	*****	,,,,,,,	9 -	OUK	ινοί	giote	,1																
Offset													Bi	t Po	sitio	on														
0x070	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	_	0
Reset																						7000	LOOOXO							
Access																						<u>.</u>	I A Y							
Name																						XLXXXXIV AC	BAINRSWITCHLOCKKEY							
Bit	Name				Res	set			Ac	ces	s I	Des	crip	tion																
31:16	Reserved				To d		ure (	com	pati	bility	/ wit	h fu	ture	dev	ices	alv	vays	s wri	ite b	its	to 0.	Мо	re in	forn	natio	n in	1.2	Cor	iven	)-
15:0	BANKSW KEY	ITCH	ILO	CK-	0x0	0001	1		RW	/H	1	Ban	k Sv	vitc	hing	J Lo	ck													

Write any other value than the unlock code to lock access the the BankSwitching commands. Write the unlock code 7C2B to enable access. When reading the register, bit 0 is set when the lock is enabled. Locked by default

Mode	Value	Description
Read Operation		
UNLOCKED	0	Bank Switching unlocked
LOCKED	1	Bank Switching locked
Write Operation		
LOCK	0	Lock Bank Switching
UNLOCK	0x7C2B	Unlock Bank Switching

## 7.5.19 MSC\_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x074	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	2	4	က	2	_	0
Reset			•												•			•	•		•	•			•			•	•		0	0
Access																															W	M
Name																															SWITCHINGBANK	PWRUP

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	SWITCHINGBANK	0	W1	BANK SWITCHING COMMAND
	Write to this bit to mar SWITCHED is the sta	•	e flash ba	nks if UCFGLOCK1.BANKSWITCHINGDIS is zero. MSC_STATUS.BANK-
0	PWRUP	0	W1	Flash Power Up Command
	Write to this bit to pow	er up the Flash.	IRQ PWF	RUPF will be fired when power up sequence completed.

## 7.5.20 MSC\_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register

Offset															Bi	t Po	siti	on														
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•	•		•												•		•										•		0	0
Access																															RW	W.
Name																															BLWDIS	BLRDIS

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	BLWDIS	0	RW	Flash Bootloader Write/Erase Disable
	Controls write/erase disabled.	e access of the fl	lash bootloa	der pages. When cleared, write/erase is enabled. When set, write/erase is
0	BLRDIS	0	RW	Flash Bootloader Read Disable
	Controls read acces	ss of the flash bo	ootloader pa	ges. When cleared, read is enabled. When set, read is disabled.

## 7.5.21 MSC\_AAPUNLOCKCMD - Software Unlock AAP Command Register

Offset	Bit Position	
0x094	33 34 4 4 4 4 5 6 6 6 6 7 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	0
Reset		0
Access		W
Name		UNLOCKAAP

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	UNLOCKAAP	0	W1	Software Unlock AAP Command
			, ,	ble when bit 31 of the AAP Lock Word (ALW) in flash is set to 1. If bit 31 of has no effect. Register is writable only when MSC_LOCK is unlocked

# 7.5.22 MSC\_CACHECONFIG0 - Cache Configuration Register 0

Offset			Bit Position												
0x098	33 33 34 55 58 58 58 58 58 58 58 58 58 58 58 58	5 2 2 2 2 2 2 5	7 2 3 4 5 2 6 8 8 7 9 8 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0											
Reset				0x3											
Access				¥ Š											
Name				CACHELPLEVEL											
Bit	Name Reset Access Description														
31:2	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 tions														
1:0	CACHELPLEVEL	0x3 RW	Instruction Cache Low-Power Level												
	Use this to set the lov	v-power level of the cache.	In general, the default setting is best for most applications.												
	Value	Mode	Description	_											
	0	BASE	Base instruction cache functionality.	_											
	1	ADVANCED	Advanced buffering mode, where the cache uses the fetch pattern to predict highly accessed data and store it in low-energy memory.												
	3	MINACTIVITY	Minimum activity mode, which allows the cache to minimize activity in logic that it predicts has a low probability being used. This mode can introduce wait-states into the instruction fetch stream when the cache exits one of its low-activity states. The number of wait-states introduced is small, but users running with 0-wait-state memory and wishing to reduce the variability that the cache might introduce with additional wait states may wish to lower the cache low-power level. Note, this mode includes the advanced buffering mode functionality.	in ie ed e- it-											

## 7.5.23 MSC\_RAMCTRL - RAM Control Enable Register

Offset															Bi	t Po	siti	on														
0x100	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset						•									•	•		•	•	•				0			•	•	•			0
Access																								₽								RW
Name																								RAM1CACHEEN								RAMCACHEEN
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tion																
31:9	Re	serv	ed				To tio		ure	com	pati	bility	/ wii	th fu	ture	dev	ices	s, alv	vay	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on i	n 1.2	? Coi	nver	7-
8	RA	M10	CAC	HEI	EN		0				RW	/		RAN	/11 C	AC	HE	Ena	ble													
	RA	M1 (	CAC	CHE	Ena	able	, wh	nen s	set i	nter	nal (	CAC	HE	of R	RAM	1 is	ena	bled														
7:1	Re	serv	ed				To tio		ure	com	pati	bility	/ wit	h fu	ture	dev	ices	s, alv	vay	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on i	n 1.2	? Coi	nver	1-

**RAM CACHE Enable** 

0

RAMCACHEEN


0

RW

RAM CACHE Enable, when set internal CACHE of RAM is enabled

### 8. LDMA - Linked DMA Controller





#### **Quick Facts**

### What?

The LDMA controller can move data without CPU intervention, effectively reducing the energy consumption for a data transfer.

## Why?

The LDMA can perform data transfers more energy efficiently than the CPU and allows autonomous operation in low energy modes. For example the LEUART can provide full UART communication in EM2 Deep Sleep, consuming only a few  $\mu$ A by using the LDMA to move data between the LEUART and RAM.

### How?

The LDMA controller has multiple highly configurable, prioritized DMA channels. A linked list of flexible descriptors makes it possible to tailor the controller to the specific needs of an application.

### 8.1 Introduction

The Linked Direct Memory Access (LDMA) controller performs memory transfer operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes while still routing data to memory and peripherals. For example, moving data from the LEUART to memory or memory to LEUART. Each of the DMA channels on the EFR32 can be connected to any of the EFR32 peripherals.

### 8.1.1 Features

- · Flexible Source and Destination transfers
  - · Memory-to-memory
  - · Memory-to-peripheral
  - · Peripheral-to-memory
  - · Peripheral-to-peripheral
- DMA transfers triggered by peripherals, software, or linked list
- · Single or multiple data transfers for each peripheral or software request
- · Inter-channel and hardware event synchronization via trigger and wait functions
- · Supports single or multiple descriptors
  - · Single descriptor
  - · Linked list of descriptors
  - · Circular and ping-pong buffers
  - · Scatter-Gather
  - · Looping
  - · Pause and restart triggered by other channels
  - · Sophisticated flow control which can function without CPU interaction
- · Channel arbitration includes:
  - · Fixed priority
  - · Simple round robin
  - · Round robin with programmable multiple interleaved entries for higher priority requesters
- · Programmable data size and source and destination address strides
- · Programmable interrupt generation at the end of each DMA descriptor execution
- · Little-endian/big-endian conversion
- · DMA write-immediate function

## 8.2 Block Diagram

An overview of the LDMA and the modules it interacts with is shown in Figure 8.1 LDMA Block Diagram on page 170.




Figure 8.1. LDMA Block Diagram

The Linked DMA Controller consists of three main parts

- · A DMA core that executes transfers and communicates status to the core
- · A channel select block that routes peripheral DMA requests and acknowledge signals to the DMA
- · A set of internal channel configuration registers for tracking the progress of each DMA channel

The DMA has access to all system memory through the AHB bus and the AHB->APB bridge. It can load channel descriptors from memory with no CPU intervention.

#### 8.3 Functional Description

The Linked DMA Controller is highly flexible. It is capable of transferring data between peripherals and memory without involvement from the processor core. This can be used to increase system performance by off-loading the processor from copying large amounts of data or avoiding frequent interrupts to service peripherals needing more data or having available data. It can also be used to reduce the system energy consumption by making the LDMA work autonomously with some EM2/3 peripherals for data transfer without having to wake up the processor core from sleep.

The Linked DMA Controller has 8 independent channels. Each of these channels can be connected to any of the available peripheral DMA transfer request input sources by writing to the channel configuration registers, see 8.3.2 Channel Configuration. In addition, each channel can also be triggered directly by software, which is useful for memory-to-memory transfers.

The channel descriptors determine what the Linked DMA Controller will do when it receives DMA transfer request. The initial descriptor is written directly to the LDMA's channel registers. If desired, the initial descriptor can link to additional linked descriptors stored in memory (RAM or Flash). Alternatively, software may also load the initial descriptor by writing the descriptor address to the LDMA\_CHx\_LINK register and then setting the corresponding bit the LDMA\_LINKLOAD register.

Before enabling a channel, the software must take care to properly configure the channel registers including the link address and any linked descriptors. When a channel is triggered, the Linked DMA Controller will perform the memory transfers as specified by the descriptors. A descriptor contains the memory address to read from, the memory address to write to, link address of the next descriptor, the number of bytes to be transferred, etc. The channel descriptor is described in detail in 8.3.7 Channel Descriptor Data Structure.

The Linked DMA Controller supports both fixed priority and round robin arbitration. The number of fixed and round robin channels is programmable. For round robin channels, the number of arbitration slots requested for each channel is programmable. Using this scheme, it is possible to ensure that timing-critical transfers are serviced on time.

DMA transfers take place by reading a block of data at a time from the source, storing it in the LDMA's local FIFO, then writing the block out to the destination from the FIFO. Interrupts may optionally be signaled to the CPU's interrupt controller at the end of any DMA transfer or at the completion of a descriptor if the DONEIFSEN bit is set. An AHB error will always generate an interrupt.

## 8.3.1 Channel Descriptor

Each DMA channel has descriptor registers. A transfer can be initialized by software writing to the registers or by the DMA itself copying a descriptor from RAM to memory. When using a linked list of descriptors the first descriptor should be initialized by the CPU. The DMA itself will then copy linked descriptors to its descriptor registers as required. In addition to manually initializing the first transfer, software may also cause the LDMA to load the initial descriptor by writing the descriptor address to the LDMA\_CHx\_LINK register and then setting the corresponding bit the LDMA\_LINKLOAD register.

The contents of the descriptor registers are dynamically updated during the DMA transfer. The contents of descriptors in memory are not edited by the controller.

Some descriptor field values are only used for linked descriptors. For example, the SRCMODE and DSTMODE bits of the LDMA\_CHx\_CTRL registers determine if a linked descriptor is using relative or absolute addressing. Software writes to the address registers will always use absolute addressing and never set these bits. Therefore, these bits are read only.

### 8.3.1.1 DMA Transfer Size

A DMA transfer is the smallest unit of data that can be transfered by the LDMA. The LDMA supports byte, half-word and word sized transfers. The SIZE field in the LDMA\_CHx\_CTRL register specifies the data width of one DMA transfer.

### 8.3.1.2 Source/Destination Increments

The SRCINC and DSTINC in the LDMA\_CHx\_CTRL register determines the increment between DMA transfers. The increment is in units of DMA transfers and using an increment size of 1 will transfer contiguous bytes, half-words, or words depending on the value of the SIZE field. Multiple unit increments are useful for transferring or packing/unpacking alligned data. For example using an increment of 4 with a size of BYTE will transfer word aligned bytes. An increment of 2 units with a size of HALFWORD is suitable for the transfer of word aligned half-word data. The LDMA can also pack or unpack data by using a different increment size for source and destination. For example - to convert from word aligned byte data (unpacked) to contiguous byte data (packed), set the SIZE to BYTE, SRCINC to 4, and DSTINC to 1.

SIZE may also be set to NONE which will cause the LDMA to read or write the same location for every DMA transfer. This is usefull for accessing peripheral FIFO or data registers.

#### 8.3.1.3 Block Size

The block size defines the amount of data transferred in one arbitration. It consists of one or more DMA transfers. See 8.3.6.1 Arbitration Priority for more details.

#### 8.3.1.4 Transfer Count

The descriptor transfer count defines how many DMA transfers to perform. The number of bytes transferred by the descripter will depend on both the transfer count XFERCNT and the SIZE field settings. TOTAL\_BYTES = XFERCNT \* SIZE

## 8.3.1.5 Descriptor List

A descriptor list consists of one or more descriptors which are executed in serially. This list may be a simple sequence of descriptors, a loop of descriptors, or a combination of the two.

Each descriptor in the list can be one of several types.

- Single Transfer descriptor: Transfers TOTAL\_BYTES of data and then stops.
- · Linked Transfer descriptor: Transfers TOTAL\_BYTES of data and then loads the next linked descriptor.
- Loop Transfer descriptor: Transfers TOTAL BYTES of data and performs loop control (see 8.3.2.2 Loop Counter).
- Sync descriptor: Handle synchronization of the list with other entities (see 8.3.7.2 SYNC Descriptor Structure).
- WRI descriptor: Writes a value to a location in memory (see 8.3.7.3 WRI Descriptor Structure).

#### 8.3.1.6 Addresses

Before initiating a transfer, software should write the source address, destination address, and if applicable the link address to the descriptor registers. Alternatively, software may load a descriptor from memory by writing the descriptor address to the LDMA\_CHx\_LINK register and setting the corresponding bit in the LDMA\_LINKLOAD register.

During a DMA transfer, the DMA source and destination address registers are pointers to the next transfer address. The LDMA will update the SRC and DST addresses after each transfer. If software halts a DMA transfer by clearing the enable bit, the SRC and DST addresses will indicate the next transfer address.

When a desriptor is finished the DMA will either halt or load the next (linked) descriptor depending on the value of the LINK field in the LDMA\_Chx\_LINK register. After loading a linked descriptor, the descriptor registers will reflect the content of the loaded descriptor. Note that the linked descriptor must be word aligned in memory. The two least significant bits of the LDMA\_CHx\_LINK register are used by the LINK and LINKMODE bits. The two least significant bits of the link address are always zero.

### 8.3.1.7 Addressing Modes

The DMA descriptors support absolute addressing or relative addressing. When using relative addressing, the offset is relative to the current contents of the respective address registers. Regardless of the descriptor addressing modes, the address registers always indicate the absolute address. For example, when loading a descriptor using relative SRC addressing, the LDMA will add the descriptor source address (offset) to the contents of the SRCADDR register (base address). After loading, the SRCADDR register will indicate the absolute address of the loaded descriptor.

The initial descriptor must use absolute addressing. The LDMA will ignore the DSTMODE, SRCMODE, and LINKMODE bits for the initial descriptor and interpret the addresses as an absolute addresses.

Relative addressing is most useful for the link address. The initial descriptor will indicate the absolute address of the linked descriptors in memory. The linked descriptors might be an array of structures. In this case the offset between descriptors is constant and is always 4 words or 16 bytes (each descriptor has 4 words). The LINK address is not incremented or decremented after each transfer. Thus, a relative offset of 0x10 may be used for all linked descriptors.

The source and destination addresses also support relative addressing. When using relative addressing with the source or destination address registers, the LDMA adds the relative offset to the current contents of the respective address register. Since the source and destination addresses are normally incremented after each transfer, the final address will point to one unit past the last transfer. Thus, an offset of zero will give the next sequential data address.

See the example 8.4.6 2D Copy for an common use of relative addressing.

## 8.3.1.8 Byte Swap

Enabling byte swap reverses the endianness of the incoming source data read into the LDMA's FIFO. Byte swap is only valid for transfer sizes of word and half-word. Note that linked structure reads are not byte swapped.




Figure 8.2. Word and Half-Word Endian Byte Swap Examples

### 8.3.1.9 DMA Size and Source/Destination Increment Programming

The DMA channels' SIZE, SRCINC, and DSTINC bit-fields are programmed to best utilize memory resources. They provide a means for memory packing and unpacking, as well as for matching the size of data being transmitted to or received from an IO peripheral. The following figure shows how 32-bit words of data are read from a memory source into the DMA's internal transfer FIFO, and then written out to the memory destination. The memory organization in bytes is shown as well as the first read to and write from the DMA's FIFO.




Figure 8.3. Memory-to-Memory Transfer WORD Size Example

The next example shows four variations of half-word sized transfers, with all possible combinations of half- and full-word source and destination increments. Note that when the size and source/destination increments are all configured for half-word, the resulting DMA transfer organization is equivalent to the full-word sized transfer in the previous example. The difference is that the half-word configuration requires twice as many DMA transfers.




Figure 8.4. Memory-to-Memory Transfer HALF Size Examples

Fields SRCINCSIGN and DSTINCSIGN allow for address decrement. These can be used to mirror an image, for example, in the pixel copy application.

### 8.3.2 Channel Configuration

Each DMA channel has associated configuration and loop counter registers for controlling direction of address increment, arbitration slots, and descriptor looping.

### 8.3.2.1 Address Increment/Decrement

Normally DMA transfers increment the source and destination addresses after each DMA transfer. Each channel is also capable of decrementing the source and/or destination addresses after each DMA transfer. This may be useful for flipping an array or copying data from tail to head. For example, a data packet might be prepared as an array of data with increasing addresses and then transmitted from the highest address to the lowest address, from tail to head.

After reset the SRCINCSIGN and DSTINCSIGN bits in the LDMA\_CHx\_CFG register are cleared causing the source and destination addresses to increment after each transfer. If the SRCINCSIGN bit is set , the DMA will decrement the source address after each transfer. If the DSTINCSIGN bit in the LDMA\_CHx\_CFG register is set , the DMA will decrement the destination address after each transfer. Setting only one of these bits will flip the data. Setting both bits will copy from tail to head, but will not flip the data.

The SRCINCSIGN and DSTINCSIGN bits apply to all descriptors used by that channel. Software should take care to set the starting source and/or destination address to the highest data address when decrementing.

### 8.3.2.2 Loop Counter

Each channel has a LDMA\_CHx\_LOOP register that includes a loop counter field. To use looping, software should initialize the loop counter with the desired number of repetitions before enabling the transfer. A descriptor with the DECLOOPCNT bit set to TRUE will repeat the loop and decrement the loop counter until LOOPCNT = 0.

For a looping descriptor, with DECLOOPCNT=1, the LINK address in the LDMA\_CHx\_LINK register is used as the loop address. While LOOPCNT is greater than zero, the descriptor will execute and then the LDMA will load the next descriptor using the address specified in the LDMA\_CHx\_LINK register. This feature enables looping of multiple descriptors. To repeat a single descriptor, the LINK address of the descriptor should point to itself.

After LOOPCNT reaches zero, if the LINK bit in the descriptor LINK word is clear the transfer stops. If the LINK bit is set, the LDMA will load the next sequential descriptor located immediately following the looping descriptor. The behavior of the LINK bit is different for a looping descriptor. This is necessary because the LINK address is re-purposed as the loop address for a looping descriptor.

Note that LOOPCNT sets the number of repeats, not the number of iterations. The total number of loop iterations will be LOOPCNT plus 1. Normally, the LOOPCNT should be set to one or more repeats.

Also note that because there is only one LOOPCNT per channel, software intervention is required to update the LOOPCNT if a sequence of transfers contains multiple loops. It is also possible to use a write immediate DMA data transfer to update the LDMA CHx LOOP register.

### 8.3.3 Channel Select Configuration

The channel select block determines which peripheral request signal connects to each DMA channel.

This configuration is done by software through the SOURCESEL and SIGSEL fields of the LDMA\_CHn\_REQSEL register. SOURCE-SEL selects the peripheral and SIGSEL picks which DMA request signals to use from the selected peripheral.

## 8.3.4 Starting a Transfer

A transfer may be started by software, a peripheral request, or a descriptor load.

Software may initiate a transfer by setting the bit for the desired channel in the LDMA\_SREQ register. In this case the channel should set SOURCESEL to NONE to prevent unintentional triggering of the channel by a peripheral.

A peripheral may trigger the channel by configuring the peripheral source and signal as described in 8.3.3 Channel Select Configuration

The LDMA may also be configured to begin a transfer immediately after a new descriptor is loaded by setting the STRUCTREQ field of the LDMA CHx CTRL register or descriptor word.

This configuration is done by software through the SOURCESEL and SIGSEL fields of the LDMA\_CHn\_REQSEL register. SOURCE-SEL selects the peripheral and SIGSEL picks which DMA request signals to use from the selected peripheral.

### 8.3.4.1 Peripheral Transfer Requests

By default peripherals issue a Single Request (SREQ) when any data is present. For peripherals with a data buffer or FIFO this occurs any time the FIFO is not empty. Upon receiving an SREQ the LDMA will perform one DMA transfer and stop till another request is made.

It is generally more efficient to wait for a peripheral to accumulate data and transfer in a burst. This both reduces overhead of the DMA engine and allows EM2 peripherals to save power by using the LDMA less often. To enable this set the IGNORESREQ bit in the LDMA\_CHx\_CTRL register (or descriptor) which will cause the LDMA to ignore SREQ's and wait for a full Request (REQ) signal. When the REQ is received the entire descriptor will be executed. For most peripherals with a FIFO the REQ signal is set when the FIFO is full, or a predetermined threshold has been reached. See the individual peripheral chapters for more information.

### 8.3.5 Managing Transfer Errors

LDMA transfer errors are normally managed using interrupts. Software should clear the ERROR flag in the bit in the LDMA\_IF register and enable error interrupts by setting the ERROR bit in the LDMA\_IEN register before initiating a DMA transfer.

The LDMA interrupt handler should check the ERROR flag bit in the LDMA\_IF register. If the ERROR flag bit is set, it should then read the CHERROR field in the LDMA\_STATUS register to determine the errant channel. The interrupt handler should reset the channel and clear the ERROR flag bit in the LDMA\_IF register before returning.

### 8.3.6 Arbitration

While multiple channels are configured simultaneously the LDMA engine can only be actively copying data for one channel at a time. Arbitration determines which channel is being serviced at any point in time. The LDMA will choose a channel through arbitration, transfer BLOCK\_SIZE elements of that channel and then arbitrate again choosing another channel to service. This allows high priority channels to be serviced while lower priority channels are in the middle of a transfer.

#### 8.3.6.1 Arbitration Priority

There are two modes in determining priority when the controller arbitrates: fixed priority and round robin priority.

In fixed priority mode, channel 0 has the highest priority. As the channel number increases, the priority decreases. When the LDMA controller is idle or when a transfer completes, the highest priority channel with an active request is granted the transfer. This mode guarantees smallest latency for the highest priority requesters. It is best suited for systems where peak bandwidth is well below LDMA controller's maximum ability to serve. The drawback of this mode is the possibility of starvation for lowest priority requesters.

In the round robin priority mode, each active requesting channel is serviced in the order of priority. A late arriving request on a higher priority channel will not get serviced until the next round. This mode minimizes the risk of starving low-priority latency-tolerant requesters. The drawback of this mode is higher risk of starving low-latency requesters.

The NUMFIXED field in the LDMA\_CTRL register determines which channels are fixed priority and which are round robin. Channels lower than NUMFIXED are fixed priority while those above it are round robin. A value of 0x0 implies all channels are round robin. A value of 0x4 implies channels 0 through 3 are fixed priority and 4 through 7 are round robin. A value of 7 implies that channels 0 through 6 are fixed and channel 7 is round robin. This is functionally equivalent to having 8 fixed priority channels.

Fixed priority channels always take priority over round robin. As long as NUMFIXED is greater than 0, there is a possibility that a higher priority channel can starve the remaining channels.

To address the drawbacks of using fixed priority or round robin priority the LDMA implements the concept of arbitration slots. This allows for channels to have high bandwidth and low latency while preventing starvation of latency tolerant low priority channels.

Each channel has a two bit ARBSLOT field in its LDM\_CHx\_CFG register. This field only applies to channels marked as round robin (determined by NUMFIXED). The channels in the same arbitration slot are treated equally with round robin scheduling. Channels marked with a higher arbitration slot will get serviced more frequently. By default all channels are placed in arbitration slot 1.

Every time the channels in slot 1 get serviced the channels in slot 2 get serviced twice, those in slot 4 get serviced 4 times, and those in slot 8 get serviced 7 times. The specific arbitration allocation can be seen by the following table. The highest arbitration slot is serviced every other arbitration cycle, allowing for low latency response. If there are no requests from channels in arbitration slot then that slot is immediately skipped.

Table 8.1. Arbitration Slot Order

Arbslot order	8	4	8	2	8	4	8	1	8	4	8	2	8	4
Arbslot1								1						
Arbslot2				1								1		
Arbslot4		1				1				1				1
Arbslot8	1		1		1		1		1		1		1	

The top row shows the order at which the arbitration slots are executed. The remaining part of the table shows a more visual interpretation of the arbitration order.

For example, if we have one low latency channel (CHNL0) and two latency tolerant channels (CHNL1 and CHNL2). We could use the following settings.

LDMA CTRL.NUMFIXED = 0; set round robin for all channels.

CHNL0\_CFG.ARBSLOTS = TWO;

CHNL1 CFG.ARBSLOTS = ONE;

CHNL2\_CFG.ARBSLOTS = ONE;

If all channels are constantly requesting transfers, then the arbitration order is: CHNL0, CHNL1, CHNL0, CHNL1, CHNL0, CHNL1, CHNL0, CHNL2, CHNL0, etc

Note, there are no channels assigned to arbitration slot four or eight in this example, so those slots are skipped and the final sequence is ARBSLOT2, ARBSLOT1, ARBSLOT2, ARBSLOT1, etc...

Channel 1 and Channel 2 are selected in round robin order when arbitration slot 1 is executed.

If we replace the ARBSLOTS value for channel 0 with EIGHT, then the sequence would look like the following:

CHNL0, CHNL0, CHNL0, CHNL1, CHNL1, CHNL0, CHNL0, CHNL2, CHNL0, CHNL0, CHNL0, CHNL0, CHNL1, etc.

#### 8.3.6.2 DMA Transfer Arbitration

In addition to the inter channel arbitration, software can configure when the controller arbitrates during a DMA transfer. This provides reduced latency to higher priority channels when configuring low priority transfers with more arbitration cycles.

The LDMA provides four bits that configure how many DMA transfers occur before it re-arbitrates. These bits are known as the BLOCK-SIZE bits and they map to the arbitration rate as shown below. For example, if BLOCKSIZE = 4 then the arbitration rate is 6, that is, the controller arbitrates every 6 DMA transfers.

Table 8.2 AHB Bus Transfer Arbitration Interval on page 179 lists the arbitration rates.

Table 8.2. AHB Bus Transfer Arbitration Interval

BLOCKSIZE	Arbitrate After x DMA transfers
0	x = 1
1	x = 2
2	x = 3
3	x = 4
4	x = 6
5	x = 8
6	x = 12
7	x = 16
8	x = 24
9	x = 32
10	x = 64
11	x = 128
12	x = 256
13	x = 512
14	x = 1024
15	x = lock

## Note:

Software must take care not to assign a low-priority channel with a large BLOCKSIZE because this prevents the controller from servicing high-priority requests, until it re-arbitrates.

The number of DMA transfers that need to be done is specified by the user in XFERCNT. When XFERCNT > BLOCKSIZE and is not an integer multiple of BLOCKSIZE then the controller always performs sequences of BLOCKSIZE transfers until XFERCNT < BLOCKSIZE remain to be transferred. The controller performs the remaining XFERCNT transfers at the end of the DMA cycle.

Software must store the value of the BLOCKSIZE bits in the channel control data structure. See 8.3.7.1 XFER Descriptor Structure for more information about the location of the BLOCKSIZE bits in the data structure.

### 8.3.7 Channel Descriptor Data Structure

Each channel descriptor consists of four 32-bit words:

- · CTRL control word contains information like transfer count and block size.
- SRC source address points to where to copy data from
- DST destination address points to where to copy data to
- · LINK link address points to where to load the next linked descriptor

These words map directly to the LDMA\_CHx\_CTRL, LDMA\_CHx\_SRC, LDMA\_CHx\_DST, and LDMA\_CHx\_LINK registers. The usage of the SRC and DST fields may differ depending on the structure type

There are three different types of descriptor data structures: XFER, SYNC, and WRI

### 8.3.7.1 XFER Descriptor Structure

This descriptor defines a typical data transfer which may be a Normal, Link, or Loop transfer.

Only this structure type can be written directly into LDMA's registers by the CPU. All descriptors may be linked to. Refer to the register descriptions for additional information.

For specifying XFER structure type, set STRUCTTYPE to 0. See the peripheral register descriptions for information on the fields in this structure.

Name															Bi	t Po	sitio	on														
	31	30	53	28	27	56	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	3	2	_	0
CTRL	DSTMODE	SRCMODE	CIVIE		SIZE	OIZE	0	ORCING	IGNORESREQ	DECLOOPCNT	REQMODE	DONEIFSEN				DO	BYTESWAP						XFERCNT						STRUCTREQ		STELLICITY	-
SRC															S	RCA	ADD	К														
DST															D	STA	NDDI	₹														
LINK														L	INKA	ADD	R														LIN	LINKMODE

#### 8.3.7.2 SYNC Descriptor Structure

This descriptor defines an intra-channel synchronizing structure. It allows the channel to wait for some external stimulus before continuing on to the next descriptor. This structure is also used to provide stimulus to another channel to indicate that it may continue.

For example channel 1 may be configured to transfer a header into a buffer while channel 2 is simultaneously transferring data into the same structure. When channel 1 has completed it can wait for a sync signal from channel 2 before transferring the now complete buffer to a peripheral.

Synch descriptors do nothing until a condition is met. The condition is formed by the SYNCTRIG field in the LDMA\_SYNC register and the MATCHEN and MATCHVAL fields of the descriptor. When (SYNCTRIG & MATCHEN) == (MATCHVAL & MATCHEN) the next descriptor is loaded. In addition to waiting for the condition a Link descriptor can set or clear bits in SYNCTRIG to meet the conditions of another channel and cause it to continue. The CPU also has the ability to set and clear the SYNCTRIG bits from software.

This structure type can only be linked in from memory.

For specifying SYNC structure type, set STRUCTTYPE to 1.

Name															Ві	it Po	sitio	on														
	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	5	12	7	:   2	6	8	7	9	5	4	က	2	_	0
CTRL			1	-	1			1	ı			DONEIFSEN									1	•								•	Taxee	SIKOCI
SRC																			S	SYNO	СС	LR					9	3YN	NCS	ΕT		
DST																			Ν	1AT(	СН	EN					M	1AT	CH\	/AL		
LINK														L	.INK/	ADD	R														LINK	LINKMODE
Bit		Name Description STRUCTTYPE Descriptor Type																														
1:0		STRUCTTYPE Descriptor Type																														
			7	Γhis	field	l indi	cate	s w	hich	type	of o	lesc	ripto	r th	is is.	It m	ust t	e 1	for a	a SY	/NC	C des	scrip	tor.								
20				100	IEIF	SEN						D	one	if S	Set ir	ndic	ator															
			ľ	f se	t the	inte	rrup	t flaç	g wil	l be s	set v	vher	des	scrip	otor o	com	olete	S.														
15:	8		5	SYN	CCL	_R						S	ync	Trig	gger	Cle	ar															
			a a	a giv are l	en b	oit, a ed w	one ith a	sho	uld e. Th	be lo ie sy	ade nc tı	d to igge	the er cle	corr ear f	ts wit respo funct oit-fie	ondii ion (	ng bi can d	t. Se	t is be ι	give	n p	riori	ty ov	er cl	lear	if bo	th c	orre	spo	nding	bits	6
7:0			5	SYN	CSE	T						S	ync	Tri	gger	Set																
			t	o th ger s	e co set fu	rresp	on c	ling an c	bit. S	Set is be u	s giv	en p	riori	ity o	withi over o	clear	if bo	oth c	orre	spo	ndi	ng b	its a	re lo	ade	d wit	th a	one	. Th	e syr	nc tri	g-
15:	8		N	ИАТ	CHE	ΞN						S	ync	Tri	gger	Mat	tch E	Enab	le													
															enal												t link	(ed	DM	A stri	uctur	е
7:0			N	MAT	CH\	/AL						S	ync	Trig	gger	Mat	tch \	/alu	9													

Bit Name Description

This bit-field serves as the SYNCTRIG match value. A sync match triggers the load of the next linked DMA structure as specified by link\_mode, when: (SYNCTRIG & MATCHEN) == (MATCHVAL & MATCHEN).

#### 8.3.7.3 WRI Descriptor Structure

This descriptor defines a write-immediate structure. This allows a list of descriptors to write a value to a register or memory location. For example, if a channel wishes to perform two loops in a descriptor sequence a WRI may be used to program the loop count for the second loop.

This structure type can only be linked in from memory.

For specifying WRI structure type, set STRUCTTYPE to 2.

Name															В	it Po	sitio	on														
	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	=	10	6	œ	7	9	2	4	3	2	1	0
CTRL	8															STELLCTTVDE	_															
SRC		□     E																														
DST																STA	ADD	R														
LINK														L	INK	ADD	R														LINK	LINKMODE

Bit	Name	Description
1:0	STRUCTTYPE	Descriptor Type
	This field indicates which type of de	escriptor this is. It must be 2 for a WRI descriptor.
20	DONEIFSEN	Done if Set indicator
	If set the interrupt flag will be set when	nen descriptor completes.
31:0	IMMVAL	Immediate Value for Write
	This bit-field specifies the immediat write occurs for WRI structures.	e data value that is to be written to the address pointed to by DSTADDR. Only one
31:0	DSTADDR	Address to write
	This bit-field specifies the address t	the immediate data should be written to.

## 8.3.8 Interaction With the EMU

The LDMA interacts with the Energy Management Unit (EMU) to allow transfers from a low energy peripheral while in EM2 Deep Sleep. For example, when using the LEUART in EM2 Deep Sleep the EMU can wake up the LDMA sufficiently long to allow data transfers to occur. See section "DMA Support" in the LEUART documentation.

Similarly, when using the ADC in EM2 Deep Sleep or EM3 Stop the EMU can wake up the LDMA as needed to allow data transfers to occur.

#### 8.3.9 Interrupts

The LDMA\_IF Interrupt flag register contains one DONE bit for each channel and one combined ERROR bit. When enabled, these interrupts are available as interrupts to the Cortex-M4 core. They are combined into one interrupt vector, DMA\_INT. If the interrupt for the DMA is enabled in the ARM Cortex-M4 core, an interrupt will be made if one or more of the interrupt flags in LDMA\_IF and their corresponding bits in LDMA\_IEN are set.

When a descriptor finishes execution the interrupt flag for that channel will be set if the DONEIFSEN field of the LDMA\_CHx\_LOOP register is set. If LINK and DONEIFSEN are both set when the descriptor completes the interrupt and the linked descriptor will be immediatly loaded. When the final descriptor in a linked list (LINK = 0) is finished the interrupt flag is always set regardless of the state of DONEIFSEN.

#### 8.3.10 Debugging

For a peripheral request DMA transfer, if software sets a bit for a channel in the LDMA\_DBGHALT register then the DMA will halt durring a debug halt and the SRC and DST registers in the debug window will show the transfer in progress. Otherwise, during debug halt the DMA will continue to run and complete the entire transfer causing the descriptor registers to indicate the transfer has completed.

#### 8.4 Examples

This section provides examples of common LDMA usage. All examples assume the LDMA is in the reset state with the channel being configured disabled and LDAM CHx CFG, LDMA CHx LOOP, and LDMA CHx LINK cleared.

#### 8.4.1 Single Direct Register DMA Transfer

This simple example uses only the Channel Descriptor registers directly and does not use linking. Software writes directly to the LDMA channel registers. This example does not use a memory based descriptor list.

This example is suitable for most simple transfers that are limited to transferring one block of data. It supports anything that can be done using a single descriptor. This includes endian conversion and packing/unpacking data. Channel 0 is used for this example.

The LDMA will be used to copy 127 contiguous half words (254 bytes) from 0x0 to 0x1000. It will allow arbitration every 4 transfers and is triggered by a CPU write to the LDMA\_SWREQ register. The CH0 interrupt flag will be set when the transfer completes since the descriptor does not link to another descriptor.

- Configure LDMA\_CH0\_CTRL
  - DSTMODE = 0 (absolute)
  - SRCMODE = 0 (absolute)
  - SIZE = HALFWORD (16 bits)
  - DSTINC = 0 (1 half-word)
  - SRCINC = 0 (1 half-word)
  - DECLOOPCNT=0 (unused)
  - REQMODE = 1 (one request transfers all data)
  - BLOCKSIZE = 3 (4 transfers)
  - BYTESWAP=0 (no byte swap)
  - XFERCNT=127 (transfer 127 half words)
  - STRUCTTPYE=0 (TRANSFER)
- Write source address to LDMA CH0 SRC register
- · Write destination address to LDMA CH0 DST register
- Configure the LDMA\_CH0REQSEL register for the desired peripheral or select none for a memory-to-memory transfer
- Clear and enable interrupts.
  - Write a 1 to bit 0 of the LDMA\_IFC register to clear the CH0 DONE flag
  - · Write a 1 to bit 0 of the LDMA IEN register to enable the CH0 interrupt
- Write a 1 to bit 0 of the LDMA CHEN register to enable CH0

The REQMODE field is normally cleared to zero for a peripheral request transfer and will transfer the specified block size for each peripheral request. The REQMODE may be set to 1 for a memory-to-memory transfer or any time it is desired for a single DMA request to initiate complete transfer.

## 8.4.2 Descriptor Linked List

This example shows how to use a Linked List of descriptors. Each descriptor has a link address which points to the next descriptor in the list. A descriptor may be removed from the Linked list by altering the Link address of the one before it to point to the one after it. Descriptor Linked lists are useful when handling an array of buffers for communication data. For example, a bad packet can be removed from a receiver queue by simply removing the descriptor from the linked list.

Software loads the first descriptor into the DMA by writing the descriptor address to LDMA\_CHx\_LINK and setting the bit for that channel in the LDMA\_LINKLOAD register. This method is preferred when using a linked list in memory since it treats the first descriptor just like all the others. However, it is also allowed for software to write the first descriptor directly to the LDMA registers.

In this example 4 descriptors are executed in series, the interrupt flag is set after the 2nd and 4th (last) descriptors have completed.

- · Prepare a list of descriptors using the XFER structure type in RAM
- · Initialize the CTRL, SRC, and DST members as desired
  - · Setting STRUCTREQ in the CTRL word for descritpors 2-4 will cause them to begin transfering data as soon as they are loaded.
- Write 0x00000013 to the LINK member of all but the last descriptor
  - LINKMODE = 1 (relative addressing)
  - LINK = 1 (Link to the next descriptor)
  - LINKADDR = 0x00000010 (size of descriptor)
- · Set the DONEIFSEN bit in the CTRL member of the 2nd structure so that the interrupt flag will be set when it completes
- Write 0x00000000 to the LINK member of the last descriptor
  - LINK = 0 (Do not link to the next descriptor)
  - LINKMODE = 0 (don't care)
  - LINKADDR = 0x00000000 (don't care)

Each descriptor now points to the start of the next descriptor as shown on the left in Figure 8.5 Descriptor Linked List on page 184. To remove a descriptor from the linked list modify the LINK address of the descriptor of the one before to point to the one after. For example to remove the third descriptor, add 0x00000010 to the LINK register of the second descriptor. The second descriptor will now point to the forth descriptor and skip over the third descriptor as shown on the right in Figure 8.5 Descriptor Linked List on page 184.




Figure 8.5. Descriptor Linked List

To start execution of the linked list of descriptors:

- Write the absolute address of the first descriptor to the LINKADR field of the LDMA\_CH0\_LINK register
- · Set the LINK bit of LDMA CH0 LINK register.
- Configure the LDMA\_CH0REQSEL register for the desired peripheral or select none for memory-to-memory
- · Clear and enable interrupts as desired
- · Set bit 0 in the LDMA LINKLOAD register to initiate loading and execution of the first descriptor

Alternativley, software can manually copy the first descriptor contents to the LDMA\_CH0\_CTRL, LDMA\_CH0\_SRC, LDMA\_CH0\_DST, and LDMA\_CH0\_LINK registers and then enable the channel in the LDMA\_CHEN register.


#### 8.4.3 Single Descriptor Looped Transfer

This example demonstrates how to use looping using a single descriptor. This method allows a single DMA transfer to be repeated a specified number of times. The looping descriptor is stored in memory and reloaded by hardware. After a specified number of iterations, the transfer stops.

CH0 is setup to copy 4 words from the ADC FIFO into a 15 word buffer at 0x1000. It repeats 4 times to fill the entire 16 word buffer. An interrupt will fire when the entire 16 words have been transferred.

Initialize the Linked descriptor in memory as follows:

- · Configure CTRL member
  - DSTMODE = 0 (absolute)
  - SRCMODE = 0 (absolute)
  - · SIZE = WORD
  - DSTINC = 0 (1 WORD)
  - SRCINC = 3 (0 WORDS)
  - · DECLOOPCNT=1 (decrement loop count)
  - REQMODE=1 (Use XFERCNT)
  - BLOCKSIZE = 4 (4 words)
  - BYTESWAP=0 (no swap)
  - XFERCNT= 4 (4 words)
  - STRUCTTPYE=0 (TRANSFER)
  - IGNORESREQ=1 (ignore single requests)
- Write the address ADC0\_SINGLEDATA register to the SRC member
- · Write 0x1000 address to DST member
- · Configure the LINKLink member
  - LINK = 0 (stop after loop)
  - MODE = 1 (relative link address)
  - LINKADDR = 0 (point to ourself)
- · Configure the Channel
  - · Write the desired number of repeats to the LDMA CH0 LOOP register
  - SOURCESEL in LDMA CH0REQSEL = ADC0 (select the ADC)
  - SIG in LDMA\_CH0REQSEL = ADC0SCAN (select the scan conversion request)
- · Clear and enable interrupts
- Load the descriptor using LINKLOAD as described in 8.4.2 Descriptor Linked List







Figure 8.6. Single Descriptor Looped Transfer

Note that the looping descriptor must be stored in memory, because it must load itself from the link address in memory on each iteration.

#### 8.4.4 Descriptor List With Looping

This example uses a descriptor list in memory with looping over multiple descriptors. This example also uses the looping feature and continues on with the next sequential descriptor after looping completes.

The descriptor list in memory is shown in figure Figure 8.7 Descriptor List With Looping on page 187. Descriptor A links to descriptor B. Descriptor B has the DECLOOPCNT bit enabled and loops back to the start of descriptor A. The LINK address of descriptor B is used for the loop address. The LINK bit is set to indicate that execution will continue after completion of looping. Once the LOOPCNT reaches zero, the LDMA will load descriptor C. Descriptor C must be located immediately following descriptor B.






Figure 8.7. Descriptor List With Looping

Initialization is similar to the single looping descriptor with the following modifications.

- · Set the LINK bit in descriptors A and B
- · write the address of descriptor A into the LIKADDRESS of descriptor B
- · write the address of descriptor B into the LIKADDRESS of descriptor A
- · Descriptor C must be located immediately after descriptor B in memory

#### 8.4.5 Simple Inter-Channel Synchronization

The LDMA controller features synchronization structures which allow differing channels and/or hardware events to pause a DMA sequence, and wait for a synchronizing event to restart it.

In this example DMA channel 0 and 1 are tasked with the transfer of different sets of data. Channel 0 has two transfer structures, and channel 1 just one, but channel 0 must wait until channel 1 has completed its transfer before it starts its second transfer structure.

Pausing channel 0 is accomplished by inserting a sync wait structure between the two transfer structures. This sync structure waits on SYNCTRIG[7] to be set by a sync set/clear structure which is controlled by channel 1. Sync structures do not transfer data, they can only set, clear, or wait to match the SYNCTRIG[7:0] bits. Note that sync structures cannot decrement loop counter.

```
LDMA SYNC
    SYNCTRIG=0x0 (at time 0)
LDMA_CH0
    Structure A @ 0x00
                                    Structure B @ 0x10
                                                                         Structure C @ 0x20
    CTRL
                                        CTRL
                                                                             CTRL
       STRUCTTYPE=XFER
                                            STRUCTTYPE=SYNC
                                                                                 STRUCTTYPE=XFER
    T.TNK
                                        T.TNK
                                                                             LINK
        LINKADDR[29:0]=0x00000004
                                            LINKADDR[29:0]=0x00000008
                                                                                 LINKADDR[29:0]=NA
        LINK=1
                                             LINK=1
                                                                                 LINK=0
                                        DST
                                            MATCHEN=0×80
                                             MATCHVAL=0x80 (waits for SYNCTRIG[7]=1)
LDMA_CH1
    Structure Y @ 0x30
                                    Structure Z @ 0x40
                                         CTRL
    CTRL
        STRUCTTYPE=XFER
                                             STRUCTTYPE=SYNC
    LINK
                                         LINK
        LINKADDR[29:0]=0x00000010
                                             LINKADDR=NA
                                             LINK=0
                                         SRC
                                             SRCCLR=0x0
                                             SRCSET=0x80 (sets SYNCTRIG[7])
```




Figure 8.8. Simple Intra-channel Synchronization Example

Both A and Y effectively start at the same time. A finishes earlier, then it links to B, which waits for the SYNCTRIG[7] bit to be set before loading C. Y finishes after B is loaded, and it links to sync structure Z, which sets the SYNCTRIG[7] bit. Channel 0 responds to the trigger set by loading C for the final data transfer.

#### 8.4.6 2D Copy

The LDMA can easily perform a 2D copy using a descriptor list with looping. This set up is visualized in Figure 8.9 2D Copy on page 190

For an application working with graphics, this would mean the ability to copy a rectangle of a given width and height from one picture to another.




Figure 8.9. 2D Copy

The first descriptor will use absolute addressing mode and the source and destination addresses should point to the desired target addresses. The first descriptor will copy only the first row. The XFERCNT of the first descriptor is set to the desired width minus one.

- CTRL
  - XFERCNT = WIDTH 1
  - SRCMD = 0 (absolute)
  - DSTMD = 0 (absolute)
- SRCADDR = target source address
- DSTADDR = target destination address
- LINK = 0x00000013
  - LINK=1
  - LINKMD=1
  - LINKADDR=0x00000010 (point to next descriptor)

The second descriptor will use relative addressing and the source and destination addresses are set to the desired offset. After the completion of the first descriptor, the address registers will point to the last address transferred. Thus, the width must be subtracted from the stride to get the offset. The second descriptor uses looping and the link register has not offset.

- CTRL
  - XFERCNT = WIDTH 1
  - SRCMD = 1 (relative)
  - DSTMD = 1 (relative)
  - DECLOOPCNT = 1
- SRCADDR = desired source offset (SRCSTRIDE-WIDTH)
- DSTADDR = desired destination offset (DSTSTRIDE-WIDTH)
- LINK = 0x00000001
  - LINK=0
  - LINKMD=1 (relative)
  - LINKADDR=0x000000000 (no offset)

Because the first descriptor already transferred one row, the number of looping repeats should be the desired height minus two. Therefore, LOOPCNT should be set to HEIGHT minus two before initiating the transfer.

This same method is easily extended to copy multiple rectangles by linking descriptors together. To initialize the LDMA\_CHx\_LOOP register, precede each descriptor pair described above with a write immediate descriptor which writes the desired value to the LOOPCNT field of the LDMA\_CHx\_LOOP register.

#### 8.4.7 Ping-Pong

Communication peripherals often use ping-pong buffers. Ping-pong buffers allow the CPU to process data in one buffer while a peripheral transmits or receives data in the other buffer.

Both transmit and receive ping-pong buffers are easily implemented using the LDMA. In either case, this requires two descriptors as shown in Figure 8.10 Infinite Ping-Pong Example on page 192. The LINKADDR field of the LINK member should point to the other descriptor. Using two adjacent descriptors and relative link addressing ensures the descriptors are easily reloadable.




Figure 8.10. Infinite Ping-Pong Example

A **receiver** ping-pong buffer controller consists of two buffers and two descriptors stored in memory that point to the two buffers. Once initialized, as the peripheral receives data, it will fill the first buffer. Once the first buffer is full, it will link automatically to the second buffer and generate an interrupt. Software will then process the data in the first buffer while the LDMA is transferring data to the second buffer. For a receiver ping-pong buffer each descriptor should link to the other descriptor. The link bit should be set to provide infinite ping pong between the two buffers. The DONIFS bit in each descriptor should be set to generate an interrupt on the completion of each descriptor.

- · Descriptor A
  - CTRL
    - DONEIFS = 1
    - · other settings as desired
  - SRCADDR = peripheral source address
  - DSTADDR = memory destination address
  - LINK = 0x00000013
    - LINKADDR = 0x00000010 (next descriptor)
    - LINK = 1 (link to next descriptor)
    - LINKMD = 1 (relative addressing)
- · Descriptor B
  - CTRL
    - DONEIFS = 1
    - · other settings as desired
  - SRCADDR = peripheral source address
  - · DSTADDR = memory destination address
  - LINK = 0xFFFFFF3
    - LINKADDR = 0xFFFFFF0 (previous descriptor)
    - LINK = 1 (link to previous descriptor)
    - LINKMD = 1 (relative addressing)

For transmitter ping-pong buffer, software will fill the first buffer and then initiate the DMA transfer. The LDMA will transmit the first buffer data while software is filling the second buffer. In this case, the two descriptors should point to each other, but not automatically

continue to the second buffer. The LINK bit should be cleared to zero. Once software has loaded the first buffer, it will use the LINK-LOAD bit to load the first descriptor and transmit the data. The DONIFS need not be set in each descriptor. The DMA will stop and then generate an interrupt at the completion of each descriptor.

- · Descriptor A
  - CTRL
    - DONEIFS = 0
    - other settings as desired
  - SRCADDR = memory source address
  - DSTADDR = peripheral destination address
  - LINK = 0x00000013
    - LINKADDR = 0x00000010 (next descriptor)
    - LINK = 0 (link to next descriptor)
    - LINKMD = 1 (relative addressing)
- · Descriptor B
  - CTRL
    - DONEIFS = 0
    - · other settings as desired
  - · SRCADDR = memory source address
  - DSTADDR = peripheral destination address
  - LINK = 0xFFFFFF3
    - LINKADDR = 0xFFFFFFF0 (previous descriptor)
    - LINK = 0 (link to previous descriptor)
    - LINKMD = 1 (relative addressing)

#### 8.4.8 Scatter-Gather

Scatter-Gather in general refers to a process that copies data from multiple locations scattered in memory and gathers the data to a single location in memory, or vice versa. A simple descriptor list allows data gathering. For example, data from a discontiguous list of buffers might be copied to a contiguous sequential array of buffers. The inverse is also possible when a sequential array of buffers is scattered to a discontiguous list of available buffers. See section 8.4.2 Descriptor Linked List.

Some DMAs which only have two descriptors implement scatter-gather by using one descriptor to modify the other descriptor. While it is possible to implement this same behavior using the LDMA, it is much more straight-forward to just use a simple descriptor list.

# 8.5 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LDMA_CTRL	RW	DMA Control Register
0x004	LDMA_STATUS	R	DMA Status Register
0x008	LDMA_SYNC	RWH	DMA Synchronization Trigger Register (Single-Cycle RMW)
0x020	LDMA_CHEN	RWH	DMA Channel Enable Register (Single-Cycle RMW)
0x024	LDMA_CHBUSY	R	DMA Channel Busy Register
0x028	LDMA_CHDONE	RWH	DMA Channel Linking Done Register (Single-Cycle RMW)
0x02C	LDMA_DBGHALT	RW	DMA Channel Debug Halt Register
0x030	LDMA_SWREQ	W1	DMA Channel Software Transfer Request Register
0x034	LDMA_REQDIS	RW	DMA Channel Request Disable Register
0x038	LDMA_REQPEND	R	DMA Channel Requests Pending Register
0x03C	LDMA_LINKLOAD	W1	DMA Channel Link Load Register
0x040	LDMA_REQCLEAR	W1	DMA Channel Request Clear Register
0x060	LDMA_IF	R	Interrupt Flag Register
0x064	LDMA_IFS	W1	Interrupt Flag Set Register
0x068	LDMA_IFC	(R)W1	Interrupt Flag Clear Register
0x06C	LDMA_IEN	RW	Interrupt Enable Register
0x080	LDMA_CH0_REQSEL	RW	Channel Peripheral Request Select Register
0x084	LDMA_CH0_CFG	RW	Channel Configuration Register
0x088	LDMA_CH0_LOOP	RWH	Channel Loop Counter Register
0x08C	LDMA_CH0_CTRL	RWH	Channel Descriptor Control Word Register
0x090	LDMA_CH0_SRC	RWH	Channel Descriptor Source Data Address Register
0x094	LDMA_CH0_DST	RWH	Channel Descriptor Destination Data Address Register
0x098	LDMA_CH0_LINK	RWH	Channel Descriptor Link Structure Address Register
	LDMA_CHx_REQSEL	RW	Channel Peripheral Request Select Register
	LDMA_CHx_CFG	RW	Channel Configuration Register
	LDMA_CHx_LOOP	RWH	Channel Loop Counter Register
	LDMA_CHx_CTRL	RWH	Channel Descriptor Control Word Register
	LDMA_CHx_SRC	RWH	Channel Descriptor Source Data Address Register
	LDMA_CHx_DST	RWH	Channel Descriptor Destination Data Address Register
	LDMA_CHx_LINK	RWH	Channel Descriptor Link Structure Address Register
0x1D0	LDMA_CH7_REQSEL	RW	Channel Peripheral Request Select Register
0x1D4	LDMA_CH7_CFG	RW	Channel Configuration Register
0x1D8	LDMA_CH7_LOOP	RWH	Channel Loop Counter Register
0x1DC	LDMA_CH7_CTRL	RWH	Channel Descriptor Control Word Register
0x1E0	LDMA_CH7_SRC	RWH	Channel Descriptor Source Data Address Register

Offset	Name	Туре	Description
0x1E4	LDMA_CH7_DST	RWH	Channel Descriptor Destination Data Address Register
0x1E8	LDMA_CH7_LINK	RWH	Channel Descriptor Link Structure Address Register

# 8.6 Register Description

# 8.6.1 LDMA\_CTRL - DMA Control Register

0.0.1 LD		ontrol Register											
Offset			Bit Position										
0x000	31 30 29 28 27	26 23 24 25 27 29 29 29 29 29 29 29 29 29 29 29 29 29	0   1   2   3   4   5   6   7   8   8   7   9   1   1   1   1   1   1   1   1   1										
Reset		Z×0	00000										
Access		W.	₩ W										
Name		NUMFIXED	SYNCPRSCLREN										
Bit	Name	Reset Access	Description										
31:27	Reserved	To ensure compatibility w	with future devices, always write bits to 0. More information in 1.2 Conven-										
26:24	NUMFIXED	0x7 RW	Number of Fixed Priority Channels										
			arbitration channels. Channels CH0 though CH(n-1) are fixed, and channels the field value. The reset value will give all fixed channels.										
23:16	Reserved	To ensure compatibility w tions	with future devices, always write bits to 0. More information in 1.2 Conven-										
15:8	SYNCPRSCLREN	0x00 RW	Synchronization PRS Clear Enable										
	Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the LDMA_SYNC register. Refer to the PRS section for a list of the PRS inputs.												
7:0	SYNCPRSSETEN	0x00 RW	Synchronization PRS Set Enable										
		field will enable the correspon ter. Refer to the PRS section	onding PRS input to set the respective bit in the SYNCTRIG field of the n for a list of the PRS inputs.										

# 8.6.2 LDMA\_STATUS - DMA Status Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•				0x08				'				0x10				'		•	1		0x0	•				0x0			0	0
Access						œ								<u>~</u>									<u>~</u>					<u>~</u>			œ	~
Name						CHNUM								FIFOLEVEL									CHERROR					CHGRANT			ANYREQ	ANYBUSY

				<u> </u>					
Bit	Name	Reset	Access	Description	1				
31:29	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inforr	nation in 1.	2 Conven-
28:24	CHNUM	0x08	R	Number of	Channels				
	The value of CHN	UM always reads	the total nu	mber of chanr	els present for this	s instance of	the DMA	ع controller	module.
23:21	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inforr	nation in 1.	2 Conven-
20:16	FIFOLEVEL	0x10	R	FIFO Level					
	The value of FIFO register will read to				ently in the FIFO.	(Note when	all chanr	els are dis	abled, this
15:11	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inforr	nation in 1.	2 Conven-
10:8	CHERROR	0x0	R	Errant Cha	nnel Number				
	When the ERROR transfer error.	R flag is set in the	LDMA_IF re	egister, the CH	ERROR field will in	ndicate the r	nost rece	ent channel	to have a
7:6	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inform	nation in 1.	2 Conven-
5:3	CHGRANT	0x0	R	Granted Ch	annel Number				
	The value of this f zero.	ield indicates the	currently ac	tive channel o	last active channe	el. Note that	the rese	t value for t	this field is
2	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Me	ore inform	nation in 1.	2 Conven-
1	ANYREQ	0	R	Any DMA C	hannel Request l	Pending			
	The value of this b	oit will be TRUE (	1) if any requ	uests are pend	ing				
0	ANYBUSY	0	R	Any DMA C	Channel Busy				
	The value of this b	oit will be TRUE (	1) if one or n	nore DMA cha	nnels are actively t	transferring	data		
·	·		·		· · · · · · · · · · · · · · · · · · ·	·			· · · · · · · · · · · · · · · · · · ·

## 8.6.3 LDMA\_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW)

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	_	0
Reset													•														•	0	000			
Access																												ם, אינם				
Name																												CIGLONA				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	SYNCTRIG	0x00	RWH	Synchronization Trigger

The SYNC trigger field allows a transfer to pause until a specified trigger bit is set or cleared. The SYNC trigger bits may be set and cleared by a SYNC descriptor, PRS signal, or software. Note: software requires to use single-cycle read-modify-write, detailed in 4.2.3 Peripheral Bit Set and Clear

## 8.6.4 LDMA\_CHEN - DMA Channel Enable Register (Single-Cycle RMW)

Offset															Bi	t Po	siti	on														
0x020	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•									•							•										0	0000			
Access																													[ }			
Name																																

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	CHEN	0x00	RWH	Channel Enables

Setting one of these bits will enable the respective DMA channel. If cleared while a transfer is in progress, the current transfer block will complete. The remaining blocks will pause until resumed later by setting this bit again. Note: software requires to use single-cycle read-modify-write, detailed in 4.2.3 Peripheral Bit Set and Clear

## 8.6.5 LDMA\_CHBUSY - DMA Channel Busy Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		'	1	•			'			1		1		'		1		'		'									00X0			
Access																												ſ	r			
Name																													BUSY			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure c	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	BUSY	0x00	R	Channels Busy
	The bits of this field	read 1 when th	e correspond	ding channel is busy.

## 8.6.6 LDMA\_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW)

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	1	0
Reset			•			•		•				•						•		•	•			•				0	2000			
Access																												D/WH	-			
Name																												HUOUHU	200			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	CHDONE	0x00	RWH	DMA Channel Linking or Done

Each DMA channel sets the corresponding bit in this register when the entire transfer is done. The interrupt service routine should clear these bits. Enabling a DMA channel will also clear the corresponding LINKDONE bit. Note: software requires to use single-cycle read-modify-write, detailed in 4.2.3 Peripheral Bit Set and Clear

## 8.6.7 LDMA\_DBGHALT - DMA Channel Debug Halt Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			1				•		•	•			•					•						•				2	200			
Access																												<u> </u>	}			
Name																												FIVIO	1000			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DBGHALT	0x00	RW	DMA Debug Halt
				" BAAA . "

Setting one of these bits will mask the corresponding DMA channel's peripheral request when debugging and the CPU is halted. This may be useful for debugging DMA software.

## 8.6.8 LDMA\_SWREQ - DMA Channel Software Transfer Request Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset			•										•									•		•				2	200		·	
Access																												×	- >			
Name																												CHGWC	)     			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	SWREQ	0x00	W1	Software Transfer Requests
	Setting one of these to	oits will trigger a	DMA trans	sfer for the corresponding channel. Writing zeros has no effect.

# 8.6.9 LDMA\_REQDIS - DMA Channel Request Disable Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			1				•	•		'		•						•			•	•	•	•			•	2	200			
Access																												2	}			
Name																												מומטומ	2			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REQDIS	0x00	RW	DMA Request Disables
	Setting one of these		le peripheral ı	requests for the corresponding channel. When cleared any pending periph-

# 8.6.10 LDMA\_REQPEND - DMA Channel Requests Pending Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		•					•	,					•								•			•			•	OXO				
Access																												Ω	:			
Name																												REOPEND	i i			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REQPEND	0x00	R	DMA Requests Pending
	When a DMA channe	l has a pending	peripheral	request the corresponding REQPEND bit will read 1.

## 8.6.11 LDMA\_LINKLOAD - DMA Channel Link Load Register

Offset															Bi	t Po	siti	on														
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset						•		•		•		•		•	•			•			•			•				0	0000			
Access																												×	<u>-</u>			
Name																													LIINTLOAD			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	LINKLOAD	0x00	W1	DMA Link Loads

Setting one of these bits will force the corresponding DMA channel to load the next DMA structure and enable the channel. This empowers software to step through a sequence of descriptors.

## 8.6.12 LDMA\_REQCLEAR - DMA Channel Request Clear Register

Offset	Bit Position	
0x040	31 30 30 30 30 30 30 30 30 4 4 4 4 4 4 4 4	~ 0 \ \tau \tau
Reset		00X0
Access		W
Name		REQCLEAR

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REQCLEAR	0x00	W1	DMA Request Clear
	Setting one of these b	oits will clear any	internally	registered transfer requests for the corresponding channel.

# 8.6.13 LDMA\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	1	0
Reset	0													•														0	000			
Access	œ																											Ω	<u> </u>			
Name	ERROR																											HACC	7			

Bit	Name	Reset	Access	Description
31	ERROR	0	R	Transfer Error Interrupt Flag
		ag is set when a r nannel which had t		error occurs. The CHERROR field in the LDMA_STATUS register reflects the
30:8	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	R	DMA Structure Operation Done Interrupt Flag
	When a channel	completes a trans	sfer or sync of	peration, the corresponding DONE bit is set in the LDMA_IF register.

# 8.6.14 LDMA\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	1	0
Reset	0						•				•			•	•						•							OVO				
Access	×																											Ş	•			
Name	ERROR																											HNCC	2			

Bit	Name	Reset	Access	Description									
31	ERROR	0	W1	Set ERROR Interrupt Flag									
	Write 1 to set the	ERROR interrupt	flag										
30:8	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
7:0	DONE	0x00	W1	Set DONE Interrupt Flag									
	Write 1 to set the DONE interrupt flag												

# 8.6.15 LDMA\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x068	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset	0		•		•						•	•		•		•								•			•	2	noxo			
Access	(R)W1																											74% (1)	_ (노)			
Name	ERROR																											L				

Bit	Name	Reset	Access	Description
31	ERROR	0	(R)W1	Clear ERROR Interrupt Flag
		he ERROR interru st be enabled glob		ing returns the value of the IF and clears the corresponding interrupt flags .
30:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	(R)W1	Clear DONE Interrupt Flag
		he DONE interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .

# 8.6.16 LDMA\_IEN - Interrupt Enable Register

Offset															Bi	t Po	sitio	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	=	10	6	8	7	9	2	4	3	2	1	0
Reset	0																											00>	200			
Access	₩ M																											2	2			
Name	ERROR																											ПИС	2			

Bit	Name	Reset	Access	Description
31	ERROR	0	RW	ERROR Interrupt Enable
	Enable/disable the Ef	RROR interrupt		
30:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	RW	DONE Interrupt Enable
	Enable/disable the Do	ONE interrupt		

# 8.6.17 LDMA\_CHx\_REQSEL - Channel Peripheral Request Select Register

Offset										В	it Po	sitio	on													
0x080	33 33 33 33 33 33 33 33 33 33 33 33 33	27	75 25 25	24	23	22	12 5	50	0 0	17	16	15	4	13	12	11	10	6	ω	7	9	2	4	e (	7	<del>-</del> -
Reset		.			,,				00×0		1.	•		`		•	<u> </u>								000	
Access									R W M																Z N	
																									_	
Name									SOURCESEL																SIGSEL	
Bit	Name		Re	eset			Acc	ess	De	scrip	otion	1														
31:22	Reserved			o ensi	ure (	сотр	atibi	ility	with	future	e dev	ices	s, alı	vays	s wri	ite b	its to	o 0.	Мо	re in	fori	natio	n in	1.2 0	Con	ven-
21:16	SOURCESEL	_	0×	<b>k</b> 00		ı	₹W		Sc	urce	Sel	ect														
	Select input s	source	to DM	1A ch	anne	el.																				
	Value		M	ode					De	scrip	tion															
	0b000000		N	ONE					No	sour	ce s	elec	ted													
	0b000001		PF	RS					Pe	riphe	ral F	efle	x S	ystei	m											
	0b001000		ΑI	DC0					An	alog	to Di	gital	l Co	nvei	rter	0										
	0b001010		VI	DAC	)				Di	gital t	o An	alog	у Со	nvei	rter	0										
	0b001100		US	SART	ГО				Ur	ivers	al Sy	/nch	ron	ous/	Asy	nchr	ono	us F	Rece	eiver	r/Tr	ansr	nitte	r 0		
	0b001101		US	SART	T1				Ur	ivers	al Sy	/nch	ron	ous/	Asy	nchr	ono	us F	Rece	eiver	r/Tr	ansr	nitte	r 1		
	0b001110		U	SART	2				Ur	ivers	al Sy	/nch	ron	ous/	Asy	nchr	ono	us F	Rece	eivei	r/Tr	ansr	nitte	r 2		
	0b001111		U	SART	T3				Ur	ivers	al Sy	/nch	ron	ous/	Asy	nchr	ono	us F	Rece	eivei	r/Tr	ansr	nitte	r 3		
	0b010000		LE	EUAR	RT0				Lo	w En	ergy	UAF	RT (	)												
	0b010100		12	C0					120	0 0																
	0b010101		12	C1					120	2 1																
	0b011000		TI	MER	0				Tir	ner 0																
	0b011001		TI	MER	1				Tir	ner 1																
	0b011010		W	/TIME	R0				Wi	de Ti	mer	0														
	0b011011		W	/TIME	R1				Wi	de Ti	mer	1														
	0b110000		M	SC					Me	emory	/ Sys	tem	Со	ntro	ller											
	0b110001		CI	RYPT	00				Ad	vanc	ed E	ncry	/ptio	n St	and	ard	Acc	eler	ator	0						
	0b110010		C	SEN					Ca	pacit	ive to	ouch	n se	nse	mod	lule										
	0b110011			ESEN					Lo	w En	ergy	Ser	nsor	Inte	rfac	е										
	0b110100		CI	RYPT	01				Ad	vanc	ed E	ncry	/ptio	n St	and	ard	Acc	eler	ator	1						
15:4	Reserved			o ensi ons	ure (	сотр	atibi	ility	with	future	e dev	ices	s, alı	vays	s wri	ite b	its to	o 0.	Моі	re in	fori	natio	n in	1.2 0	Con	ven-

Bit	Name	Reset	Access	Description
3:0	SIGSEL	0x0	RW	Signal Select
	Select input signal to	DMA channel.		
	Value	Mode		Description
	SOURCESEL =	0b000000		(NONE)
	0bxxxx	OFF		Channel input selection is turned off
	SOURCESEL =	0b000001		(PRS)
	0b0000	PRSREQ0		PRSREQ0
	0b0001	PRSREQ1		PRSREQ1
	SOURCESEL =	0b001000		(ADC0)
	0b0000	ADC0SINGLE	:	ADC0SINGLE REQ/SREQ
	0b0001	ADC0SCAN		ADC0SCAN REQ/SREQ
	SOURCESEL =	0b001010		(VDAC0)
	0b0000	VDAC0CH0		VDAC0CH0
	0b0001	VDAC0CH1		VDAC0CH1
	SOURCESEL =	0b001100		(USART0)
	0b0000	USART0RXD/	ATAV	USART0RXDATAV REQ/SREQ
	0b0001	USART0TXBL	-	USART0TXBL REQ/SREQ
	0b0010	USART0TXEN	MPTY	USART0TXEMPTY
	SOURCESEL =	0b001101		(USART1)
	0b0000	USART1RXD/	ATAV	USART1RXDATAV REQ/SREQ
	0b0001	USART1TXBL	-	USART1TXBL REQ/SREQ
	0b0010	USART1TXEN	MPTY	USART1TXEMPTY
	0b0011	USART1RXD/ RIGHT	ATAV-	USART1RXDATAVRIGHT REQ/SREQ
	0b0100	USART1TXBL	RIGHT	USART1TXBLRIGHT REQ/SREQ
	SOURCESEL =	0b001110		(USART2)
	0b0000	USART2RXD/	ATAV	USART2RXDATAV REQ/SREQ
	0b0001	USART2TXBL	-	USART2TXBL REQ/SREQ
	0b0010	USART2TXEN	MPTY	USART2TXEMPTY
	SOURCESEL =	0b001111		(USART3)
	0b0000	USART3RXD/	ATAV	USART3RXDATAV REQ/SREQ
	0b0001	USART3TXBL	-	USART3TXBL REQ/SREQ
	0b0010	USART3TXEN	MPTY	USART3TXEMPTY
	0b0011	USART3RXD/ RIGHT	ATAV-	USART3RXDATAVRIGHT REQ/SREQ
	0b0100	USART3TXBL	RIGHT	USART3TXBLRIGHT REQ/SREQ
	SOURCESEL =	0b010000		(LEUART0)
	0b0000	LEUART0RXI	DATAV	LEUART0RXDATAV

Bit	Name	Reset Access	Description
	0b0001	LEUART0TXBL	LEUART0TXBL
	0b0010	LEUART0TXEMPTY	LEUART0TXEMPTY
	SOURCESEL =	0b010100	(I2C0)
	0b0000	I2C0RXDATAV	I2C0RXDATAV REQ/SREQ
	0b0001	I2C0TXBL	I2C0TXBL REQ/SREQ
	SOURCESEL =	0b010101	(I2C1)
	0b0000	I2C1RXDATAV	I2C1RXDATAV REQ/SREQ
	0b0001	I2C1TXBL	I2C1TXBL REQ/SREQ
	SOURCESEL =	0b011000	(TIMER0)
	0b0000	TIMEROUFOF	TIMER0UFOF
	0b0001	TIMER0CC0	TIMER0CC0
	0b0010	TIMER0CC1	TIMER0CC1
	0b0011	TIMER0CC2	TIMER0CC2
	SOURCESEL =	0b011001	(TIMER1)
	0b0000	TIMER1UFOF	TIMER1UFOF
	0b0001	TIMER1CC0	TIMER1CC0
	0b0010	TIMER1CC1	TIMER1CC1
	0b0011	TIMER1CC2	TIMER1CC2
	0b0100	TIMER1CC3	TIMER1CC3
	SOURCESEL =	0b011010	(WTIMER0)
	0b0000	WTIMER0UFOF	WTIMER0UFOF
	0b0001	WTIMER0CC0	WTIMER0CC0
	0b0010	WTIMER0CC1	WTIMER0CC1
	0b0011	WTIMER0CC2	WTIMER0CC2
	SOURCESEL =	0b011011	(WTIMER1)
	0b0000	WTIMER1UFOF	WTIMER1UFOF
	0b0001	WTIMER1CC0	WTIMER1CC0
	0b0010	WTIMER1CC1	WTIMER1CC1
	0b0011	WTIMER1CC2	WTIMER1CC2
	0b0100	WTIMER1CC3	WTIMER1CC3
	SOURCESEL =	0b110000	(MSC)
	0b0000	MSCWDATA	MSCWDATA REQ/SREQ
	SOURCESEL =	0b110001	(CRYPTO0)
	0b0000	CRYPTO0DATA0WR	CRYPTO0DATA0WR
	0b0001	CRYPTO0DATA0XWR	CRYPTO0DATA0XWR
	0b0010	CRYPTO0DATA0RD	CRYPTO0DATA0RD
	0b0011	CRYPTO0DATA1WR	CRYPTO0DATA1WR

Bit	Name	Reset Access	s Description
	0b0100	CRYPTO0DATA1RD	CRYPTO0DATA1RD
	SOURCESEL =	0b110010	(CSEN)
	0b0000	CSENDATA	CSENDATA
	0b0001	CSENBSLN	CSENBSLN
	SOURCESEL =	0b110011	(LESENSE)
	0b0000	LESENSEBUFDATAV	LESENSEBUFDATAV REQ/SREQ
	SOURCESEL =	0b110100	(CRYPTO1)
	0b0000	CRYPTO1DATA0WR	CRYPTO1DATA0WR
	0b0001	CRYPTO1DATA0XWR	CRYPTO1DATA0XWR
	0b0010	CRYPTO1DATA0RD	CRYPTO1DATA0RD
	0b0011	CRYPTO1DATA1WR	CRYPTO1DATA1WR
	0b0100	CRYPTO1DATA1RD	CRYPTO1DATA1RD

# 8.6.18 LDMA\_CHx\_CFG - Channel Configuration Register

Offset			<u> </u>		T			1				I		Ві	t Po	sitio	on		1	1	1	T	1									
0x084	33	29	28	27	26	25	24	23	22	7	20	19	18	17	16	15	4	13	12	7	9	တ	∞	ı		ထ	2	4	က	7	_	0
Reset										0	0			2	OXO																	
Access										₽	₽W			2	NV																	
Name										DSTINCSIGN	SRCINCSIGN			ADD I ADD A	ANDSEOTS																	
Bit	Name					R	eset			Ac	ces	s	Des	crip	tion																	
31:22	Reser	ved					o ens	ure	com	pati	bility	/ wi	ith fu	ture	dev	ices	, alv	vay	s wi	ite k	its t	to 0	. Mc	re	info	orma	atio	n in	1.2	Coi	nver	7-
21	DSTIN	ICS	IGN	1		0				RW	/		Dest	tina	tion	Add	dres	ss li	ncre	eme	nt S	igr	)									
	Value					М	lode						Desc	cript	ion																	_
	0					Р	OSIT	IVE					Incre	eme	nt de	estir	atio	n a	ddre	ess												_
	1					N	EGA	TIVE	Ξ				Deci	reme	ent c	lesti	nati	on a	addı	ess												
20	SRCII	NCS	IGN	1		0				RW	I		Sou	rce	Add	res	s In	cre	mer	nt Si	gn											
	Value					М	lode						Desc	cript	ion																	_
	0					Р	OSIT	IVE					Incre	eme	nt so	ourc	e ac	dre	ss													_
	1					N	EGA	TIVE					Deci	reme	ent s	our	се а	ddr	ess													
19:18	Reser	ved					o ens	ure	сот	pati	bility	/ Wİ	ith fu	ture	dev	ices	, alv	vay	s WI	ite k	its t	to 0	. Mc	re	info	orma	atio	n in	1.2	Coi	nver	7-
17:16	ARBS	LOT	s			0>	x0			RW	/		Arbi	itrat	ion	Slot	Nu	mb	er S	ele	ct											
	For ch	ann	els	usin	g ro	und	d robi	n ar	bitrat	ion	, this	s bit	t-field	d is ı	usec	l to :	sele	ct th	ne n	umb	er o	of s	ots	in	the	rou	nd I	obir	n qu	eue		
	Value					М	lode						Desc	cript	ion																	_
	0					0	NE						One	arb	itrati	on s	lot s	sele	cte	d												_
	1					T۱	WO						Two	arbi	itrati	on s	lots	sel	ecte	ed												
	2					F	OUR						Four	arb	itrat	ion s	slots	s se	lect	ed												
	3					E	IGHT	•					Eigh	t art	oitra	tion	slot	s se	elect	ed												
15:0	Reser	ved					o ens	ure	сот	pati	bility	/ Wi	ith fu	ture	dev	ices	, alv	vay	s wi	ite k	its t	to 0	. Mc	ore	info	orma	atio	n in	1.2	Cor	nver	7-

# 8.6.19 LDMA\_CHx\_LOOP - Channel Loop Counter Register

using a looping descriptor.

Offset															Bi	t Po	siti	on															
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	2 0	,	8	2	9	2	_	4 ო	2	_	0
Reset																														0x00			
Access																														RWH			
Name																														LOOPCNT			
Bit	Na	me					Re	set			Ac	ces	S	Des	crip	tion	)																
31:8	Re	serv	red				To tio		ure (	com	pati	bility	/ Wi	th fu	ture	dev	rices	s, alv	vay	's wr	ite b	its	to (	). Λ	Лor	e ir	nforn	natio	on	in 1.	2 Co	nvei	7-
7:0	LO	OPO	CNT				0x0	00			RW	/H		Link	ed :	Stru	ctu	re S	equ	uend	e L	00	рС	ou	nte	r							

This bit-field specifies the number of iterations when using looping descriptors. Software should write to LOOPCNT before

## 8.6.20 LDMA\_CHx\_CTRL - Channel Descriptor Control Word Register

Offset															Bi	t Po	siti	on														
0x08C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	2 0	D	ω	7	9	5	4	က	2	- 0
Reset	0	0	2	OXO	2	2	Ç	OX OX	0	0	0	0		>	2		0						000	00000				•		0		0×0
Access	22	~	I/V		DWI	<u> </u>	2	[ } Y	RWH	RWH	RWH	RWH		I/\	<u> </u>		RWH							[ } Y						M1		~
Name	DSTMODE	SRCMODE	ONITSO		SIZE	SIZE	CAIC	SKCINC	IGNORESREQ	DECLOOPCNT	REQMODE	DONEIFSEN		BI OCKSI7E	BLOOKSIZE		BYTESWAP						YEEDONT	NORTH						STRUCTREQ		STRUCTTYPE

Bit	Name	Reset	Access	Description
31	DSTMODE	0	R	Destination Addressing Mode

This field specifies the destination addressing mode of linked descriptors. After loading a linked descriptor, reading this field will indicate the destination addressing mode of the linked descriptor. Note that the first descriptor always uses absolute addressing mode.

Value	Mode		Description
0	ABSOLUTE		The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data.
1	RELATIVE		The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data.
SRCMODE	0	R	Source Addressing Mode

This field specifies the source addressing mode of linked descriptors. After loading a linked descriptor, reading this field will indicate the source addressing mode of the linked descriptor. Note that the first descriptor always uses absolute addressing mode.

DOTING	0v0 DWU	Doctination Address Increment Size
1	RELATIVE	The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data.
0	ABSOLUTE	The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data.
Value	Mode	Description

29:28 **DSTINC** 0x0 RWH **Destination Address Increment Size** 

> This bit-field specifies the stride or number of unit data addresses to increment the destination address after each unit of data is transferred. The unit data width is controlled by the SIZE bit-field and can be a byte, half-word or word.

Value	Mode	Description
0	ONE	Increment destination address by one unit data size after each write
1	TWO	Increment destination address by two unit data sizes after each write
2	FOUR	Increment destination address by four unit data sizes after each write
3	NONE	Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO.

30

Bit	Name	Reset	Access	Description
27:26	SIZE	0x0	RWH	Unit Data Transfer Size
	This field specifies	the size of data to	ransferred.	
	Value	Mode		Description
	0	BYTE		Each unit transfer is a byte
	1	HALFWORD	)	Each unit transfer is a half-word
	2	WORD		Each unit transfer is a word
25:24	SRCINC	0x0	RWH	Source Address Increment Size
				nit data addresses to increment the source address after each unit of data is the SIZE bit-field and can be a byte, half-word or word.
	Value	Mode		Description
	0	ONE		Increment source address by one unit data size after each read
	1	TWO		Increment source address by two unit data sizes after each read
	2	FOUR		Increment source address by four unit data sizes after each read
	3	NONE		Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO.
23	IGNORESREQ	0	RWH	Ignore Sreq
23				Ignore Sreq SREQ) and only respond to multiple requests (REQ) when this bit is set.
23				
	The channel arbiter	r will ignore single	e requests (	SREQ) and only respond to multiple requests (REQ) when this bit is set.
	The channel arbited DECLOOPCNT When using looping	r will ignore single	e requests (	SREQ) and only respond to multiple requests (REQ) when this bit is set.  Decrement Loop Count
22	The channel arbiter DECLOOPCNT When using looping scriptor execution.	r will ignore single  0 g, setting this bit v	e requests ( RWH will decreme	SREQ) and only respond to multiple requests (REQ) when this bit is set.  Decrement Loop Count  ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-
22	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE	r will ignore single  0 g, setting this bit v	e requests ( RWH will decreme	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select
22	The channel arbited DECLOOPCNT When using looping scriptor execution. REQMODE  Value	o g, setting this bit o Mode	e requests ( RWH will decreme	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description
22	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0	o g, setting this bit of the Mode  BLOCK	e requests ( RWH will decreme	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT
22	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN	o will ignore single o o o o o o o o o o o o o o o o o o o	RWH will decreme RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description The LDMA transfers one BLOCKSIZE per transfer request.  One transfer request transfers all units as defined by the XFRCNT field.
22	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN  Setting this bit will seems to see the seems to see t	o will ignore single o o o o o o o o o o o o o o o o o o o	RWH will decreme RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable
22 21 20	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN  Setting this bit will synchronized in the BLOCKSIZE	o g, setting this bit o  Mode BLOCK ALL  o set the interrupt flee case of a SYNC	RWH will decreme RWH  RWH  RWH  RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description  The LDMA transfers one BLOCKSIZE per transfer request.  One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or
22 21 20	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN  Setting this bit will synchronized in the BLOCKSIZE	o g, setting this bit o  Mode BLOCK ALL  o set the interrupt flee case of a SYNC	RWH will decreme RWH  RWH  RWH  RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or
22 21 20	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN  Setting this bit will synchronized in the BLOCKSIZE  This bit-field contro	o g, setting this bit o  Mode BLOCK ALL  o set the interrupt fle case of a SYNC 0x0  Is the number of	RWH will decreme RWH  RWH  RWH  RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description  The LDMA transfers one BLOCKSIZE per transfer request.  One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or  Block Transfer Size ensfers per arbitration cycle
22 21 20	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN  Setting this bit will synchronized in the BLOCKSIZE  This bit-field contro  Value	o g, setting this bit o  Mode BLOCK ALL  o set the interrupt fle case of a SYNC 0x0 Is the number of Mode	RWH will decreme RWH  RWH  RWH  RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description  The LDMA transfers one BLOCKSIZE per transfer request.  One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or  Block Transfer Size ensfers per arbitration cycle  Description
22 21 20	The channel arbiter  DECLOOPCNT  When using looping scriptor execution.  REQMODE  Value  0  1  DONEIFSEN  Setting this bit will synchronized in the BLOCKSIZE  This bit-field contro  Value  0	o g, setting this bit of  Mode BLOCK ALL  o set the interrupt flee case of a SYNC  0x0 Is the number of  Mode UNIT1	RWH will decreme RWH  RWH  RWH  RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-  DMA Request Transfer Mode Select  Description  The LDMA transfers one BLOCKSIZE per transfer request.  One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or  Block Transfer Size ensfers per arbitration cycle  Description  One unit transfer per arbitration
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE  Value 0 1  DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE This bit-field contro  Value 0 1	o g, setting this bit of  Mode BLOCK ALL  o set the interrupt fle case of a SYNC 0x0 Is the number of Mode UNIT1 UNIT2	RWH will decreme RWH  RWH  RWH  RWH  RWH  RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select  Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field.  DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or  Block Transfer Size ensfers per arbitration cycle  Description One unit transfer per arbitration Two unit transfers per arbitration

Bit	Name	Reset	Access	Description								
	5	UNIT8		Eight unit transfers per arbitration								
	7	UNIT16		Sixteen unit transfers per arbitration								
	9	UNIT32		32 unit transfers per arbitration								
	10	UNIT64		64 unit transfers per arbitration								
	11	UNIT128		128 unit transfers per arbitration								
	12	UNIT256		256 unit transfers per arbitration								
	13	UNIT512		512 unit transfers per arbitration 1024 unit transfers per arbitration								
	14	UNIT1024										
	15	ALL		Transfer all units as specified by the XFRCNT field								
15	BYTESWAP	0	RWH	Endian Byte Swap								
	For word and half-word transfers, setting this bit will swap all bytes of each word or half-word.											
14:4	XFERCNT	0x000	RWH	DMA Unit Data Transfer Count								
		mber of unit data (words, half-words, or bytes) to transfer, as determined by the SIZE field. The value we eless than the desired transfer count.										
3	STRUCTREQ	0	W1	Structure DMA Transfer Request								
	When a linked desc	riptor is loaded w	ith this bit s	set, it will immediately trigger a transfer.								
2	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
1:0	STRUCTTYPE	0x0	R	DMA Structure Type								
	Value	Mode		Description								
	0	TRANSFER		DMA transfer structure type selected.  Synchronization structure type selected.								
	1	SYNCHRON	ZE									
	2	WRITE		Write immediate value structure type selected.								

## 8.6.21 LDMA\_CHx\_SRC - Channel Descriptor Source Data Address Register

Offset	Bit Position																															
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset	0000000x0																															
Access		RWH																														
Name		SRCADDR																														
Bit	Na	me					Re	set			Ac	ces	S	Des	crip	tio	n _															
31:0	SR	CAE	DDR				0x0	0000	0000	0	RV	/H		Sou	rce	Dat	ta A	ddre	ess													

Writing to this register sets the source address. Reading from this register during a DMA transfer will indicate the next source read address. The value of this register is incremented or decremented with each source read.

## 8.6.22 LDMA\_CHx\_DST - Channel Descriptor Destination Data Address Register

Offset	Bit Position												
0x094	33       34       4       5       6       6       6       7       7       8       8       8       9       9       9       10												
Reset	00000000000000000000000000000000000000												
Access	RWH												
Name	DSTADDR												

Bit	Name	Reset	Access	Description
31:0	DSTADDR	0x00000000	RWH	Destination Data Address


Writing to this register sets the destination address. Reading from this register during a DMA transfer will indicate the next destination write address. This value of this register is incremented or decremented with each destination write.

# 8.6.23 LDMA\_CHx\_LINK - Channel Descriptor Link Structure Address Register

Offset			Bit Position										
0x098	31 30 29 29 27 27	22 23 24 25 27 20 20 20 20 20 20 20 20 20 20 20 20 20	2 8 C 9 E C 9 E C C C C C C C C C C C C C C	- 0									
Reset	NWH 0x0000000												
Access	RWH												
Name	LINKADDR												
Bit	Name	Reset Access	Description										
31:2	LINKADDR	0x00000000 RWH	Link Structure Address										
		To use linking, write the address of the the first linked descriptor to this register. When a linked descriptor is loaded, it may also be linked to another descriptor. Reading this register will reflect the address of the next linked descriptor.											
1	LINK	0 RWH	Link Next Structure										
		initial transfer, if this bit is s the DMA will load the next I	et, the DMA will load the next linked descriptor. If the next linked descriptor.	criptor									
0	LINKMODE	0 R	Link Structure Addressing Mode										
	This field specifies the addressing mode of linked descriptors. After loading a linked descriptor, reading this field will indicate the addressing mode of the loaded linked descriptor. Note that the first descriptor always uses absolute addressing mode.												
	Value	Mode	Description										
	0	ABSOLUTE	The LINKADDR field of LDMA_CHx_LINK contains the absolute ac dress of the linked descriptor.	<u></u>									
	1	RELATIVE	The LINKADDR field of LDMA_CHx_LINK contains the relative offs the linked descriptor.	et of									

## 9. RMU - Reset Management Unit





#### **Quick Facts**

#### What?

The RMU ensures correct reset operation. It is responsible for connecting the different reset sources to the reset lines of the EFR32xG12 Wireless Gecko.

#### Why?

A correct reset sequence is needed to ensure safe and synchronous startup of the EFR32xG12 Wireless Gecko. In the case of error situations such as power supply glitches or software crash, the RMU provides proper reset and startup of the EFR32xG12 Wireless Gecko.

#### How?

The Power-on Reset and Brown-out Detector of the EFR32xG12 Wireless Gecko provides power line monitoring with exceptionally low power consumption. The cause of the reset may be read from a register, thus providing software with information about the cause of the reset.

#### 9.1 Introduction

The RMU is responsible for handling the reset functionality of the EFR32xG12 Wireless Gecko.

#### 9.2 Features

- · Reset sources
  - Power-on Reset (POR)
  - Brown-out Detection (BOD) on the following power domains:
    - · Analog Unregulated Power Domain AVDD
    - · Digital Unregulated Power Domain DVDD
    - Regulated Digital Domain DECOUPLE (DEC)
  - · RESETn pin reset
  - · Watchdog reset
  - Software triggered reset (SYSRESETREQ)
  - · Core LOCKUP condition
- · EM4 Hibernate/Shutoff Detection
- EM4 Hibernate/Shutoff wakeup reset from GPIO pin
- · Configurable reset levels
- · A software readable register indicates the cause of the last reset

#### 9.3 Functional Description

The RMU monitors each of the reset sources of the EFR32xG12 Wireless Gecko. If one or more reset sources go active, the RMU applies reset to the EFR32xG12 Wireless Gecko. When the reset sources go inactive the EFR32xG12 Wireless Gecko starts up. At startup the EFR32xG12 Wireless Gecko loads the stack pointer and program entry point from memory, and starts execution. Figure 9.1 RMU Reset Input Sources and Connections on page 216 shows an overview of the reset system on EFR32xG12 Wireless Gecko.




Figure 9.1. RMU Reset Input Sources and Connections

#### 9.3.1 Reset Levels

The reset sources on EFR32xG12 Wireless Gecko can be divided in two main groups; Hard resets and Soft resets.

The soft resets can be configured to be either DISABLED, LIMITED, EXTENDED or FULL. The reset level for soft reset sources is configured in the xxxRMODE bitfields in RMU\_CTRL.

Table 9.1. Reset Levels

RMU_CTRL_xxxRMODE	Parts of System Reset
DISABLED	Nothing is reset, request will not be registered in RMU_RSTCAUSE
LIMITED	Everything reset, with exception of CRYOTIMER, RFSENSE, DEBUGGER, RTCC, VMON and parts of CMU, RMU and EMU.
EXTENDED	Everything reset, with exception of CRYOTIMER, RFSENSE, DEBUGGER, and parts of CMU, RMU and EMU.
FULL	Everything reset, with exception of some registers in RMU and EMU.

The reset sources resulting in a soft reset are:

- · Watchdog reset
- · Lockup reset
- · System reset request
- Pin reset<sup>1</sup>
- 1 Pin reset can be configured to be either a soft or a hard reset, see 9.3.5 RESETn Pin Reset for details

**Note:** LIMITED and EXTENDED resets are synchronized to HFSRCCLK. If HFSRCCLK is slow, there will be latency on reset assertion. If HFSRCCLK is not running, reset will be asserted after a timeout.

Hard resets will reset the entire chip, the reset sources resulting in a hard reset are:

- · Power-on reset
- · Brown-out reset
- Pin reset<sup>1</sup>

## 9.3.2 RMU\_RSTCAUSE Register

Whenever a reset source is active, the corresponding bit in the RMU\_RSTCAUSE register is set. At startup the program code may investigate this register in order to determine the cause of the reset. The register is cleared upon POR and software write to RMU\_CMD\_RCCLR. The register should be cleared after the value has been read at startup, otherwise the register may indicate multiple causes for the reset at next startup.

RMU\_RSTCAUSE should be interpreted according to Table 9.2 RMU Reset Cause Register Interpretation on page 218. In Table 9.2 RMU Reset Cause Register Interpretation on page 218, the reset causes are ordered by severity from right to left. A reset cause bit is invalidated (i.e. can not be trusted) if one of the bits to the right of it does not match the table. X bits are don't care.

#### Note:

Notice that it is possible to have multiple reset causes. For example, an external reset and a watchdog reset may happen simultaneously.

Table 9.2. RMU Reset Cause Register Interpretation

RMU_R	STCAUS	E							Reset cause
EM4RST	WDOGRST	SYSREQRST	LOCKUPRST	EXTRST	DECBOD	DVDDBOD	AVDDBOD	PORST	
Х	Х	Х	Х	Х	Х	Х	Х	1	Power on reset
Х	Х	Х	Х	Х	Х	Х	1	0	Brown-out on AVDD power
Х	Х	Х	Х	Х	Х	1	Х	0	Brown-out on DVDD power
Х	Х	Х	Х	Х	1	Х	Х	0	Brown-out on DEC power
Х	Х	Х	Х	1	Х	Х	Х	0	Pin reset
Х	Х	Х	1	0/X <sup>1</sup>	0	0	0	0	Lockup reset
Х	Х	1	Х	0/X <sup>1</sup>	0	0	0	0	System reset request
Х	1	Х	Х	0/X <sup>1</sup>	0	0	0	0	Watchdog reset
1	Х	х	Х	0/X <sup>1</sup>	0	0	0	0	System has been in EM4

<sup>1</sup> Pin reset configured as hard/soft

## 9.3.3 Power-On Reset (POR)

The POR ensures that the EFR32xG12 Wireless Gecko does not start up before the AVDD supply voltage has reached the threshold voltage VPORthr (roughly 1.2V). Before the POR threshold voltage is reached, the EFR32xG12 Wireless Gecko is kept in reset state. The operation of the POR is illustrated in Figure 9.2 RMU Power-on Reset Operation on page 219, with the active low POWERONn reset signal. The reason for the "unknown" region is that the corresponding supply voltage is too low for any reliable operation.




Figure 9.2. RMU Power-on Reset Operation

## 9.3.4 Brown-Out Detector (BOD)

The EFR32xG12 Wireless Gecko has 3 brownout detectors, one for the unregulated power (DVDD), one for the regulated internal power (DECOUPLE), and one for the Analog Power Domain (AVDD). The BODs are constantly monitoring these supply voltages. Whenever the unregulated or regulated power drops below the VBODthr value (see the Electrical Characteristics section of the data sheet for details), or if AVDD drops below the voltage at the DECOUPLE pin, the corresponding active low BROWNOUTn line is held low. The BODs also include hysteresis, which prevents instability in the corresponding BROWNOUTn line when the supply is crossing the VBODthr limit or the AVDD supply drops below the DECOUPLE pin. The operation of the BOD is illustrated in Figure 9.3 RMU Brownout Detector Operation on page 219. The "unknown" regions are handled by the POR module.




Figure 9.3. RMU Brown-out Detector Operation

#### 9.3.5 RESETn Pin Reset

The pin reset on EFR32xG12 Wireless Gecko can be configured to be either hard or soft. By default, pin reset is configured as a soft reset source. To configure it as a hard reset, clear the PINRESETSOFT bit in CLW0 in the Lock bit page, see 7.3.2 Lock Bits (LB) Page Description for details. Forcing the RESETn pin low generates a reset of the EFR32xG12 Wireless Gecko. The RESETn pin includes an on-chip pull-up resistor, and can therefore be left unconnected if no external reset source is needed. Also connected to the RESETn line is a filter which prevents glitches from resetting the EFR32xG12 Wireless Gecko.

## 9.3.6 Watchdog Reset

The Watchdog circuit is a timer which (when enabled) must be cleared by software regularly. If software does not clear it, a Watchdog reset is activated. This functionality provides recovery from a software stalemate. Refer to the Watchdog section for specifications and description. The Watchdog reset can be configured to cause different levels of reset as determined by WDOGRMODE in the RMU\_CTRL register.

#### 9.3.7 Lockup Reset

A Cortex-M4 lockup is the result of the core being locked up because of an unrecoverable exception following the activation of the processor's built-in system state protection hardware.

A Cortex-M4 lockup gives immediate indication of seriously errant kernel software. This is the result of the core being locked up due to an unrecoverable exception following the activation of the processor's built in system state protection hardware. For more information about the Cortex-M4 lockup conditions see the ARMv7-M Architecture Reference Manual. The Lockup reset does not reset the Debug Interface, unless configured as a FULL reset. The Lockup reset can be configured to cause different levels of reset as determined by the LOCKUPRMODE bits in the RMU\_CTRL register. This includes disabling the reset.

## 9.3.8 System Reset Request

Software may initiate a reset (e.g. if it finds itself in a non-recoverable state). By asserting the SYSRESETREQ in the Application Interrupt and Reset Control Register, a reset is issued. The SYSRESETREQ does not reset the Debug Interface, unless configured as a FULL reset. The SYSRESTREQ reset can be configured to cause different levels of reset as determined by SYSRESETRMODE bits in the RMU\_CTRL register. This includes disabling the reset.

## 9.3.9 Reset State

The RESETSTATE bitfield in RMU\_CTRL is a read-write register intended for software use only, and can be used to keep track of state throughout a reset. This bitfield is only reset by POR and hard pin reset.

## 9.3.10 Register Reset Signals

Figure 9.1 RMU Reset Input Sources and Connections on page 216 shows an overview of how the different parts of the design are affected by the different levels of reset. For RMU, EMU and CMU there are some exceptions. These are given in the following tables.

# 9.3.10.1 Registers With Alternate Reset

**Alternate Reset for Registers in RMU** 

RMU Reset Levels									
POR and hard pin reset	RMU_CTRL_WDOGRMODE								
	RMU_CTRL_LOCKUPRMODE								
	RMU_CTRL_SYSRMODE								
	RMU_CTRL_PINRMODE								
	RMU_CTRL_RESETSTATE								
FULL reset	RMU_LOCK_LOCKKEY								

Alternate Reset for Registers in CMU

CMU Reset Levels									
FULL reset	CMU_LFRCOCTRL								
	CMU_LFXOCTRL								
EXTENDED reset	CMU_LFECLKSEL								
	CMU_LFECLKEN0								
	CMU_LFEPRESC0								

Alternate Reset for Registers in EMU

EMU Reset Levels	
POR, BOD, and hard pin reset	EMU_BIASCONF_LSBIAS_SEL
POR, BOD, and hard pin reset	EMU_DCDCLNVCTRL
POR and hard pin reset	EMU_CTRL_EM2BODDIS
POR, BOD, and hard pin reset	EMU_PWRCTRL
	EMU_DCDCCTRL
	EMU_DCDCMISCCTRL
	EMU_DCDCZDETCTRL
	EMU_DCDCCLIMCTRL
	EMU_DCDCLNCOMPCTRL
	EMU_DCDCLPVCTRL
	EMU_DCDCLPCTRL
	EMU_DCDCLNFREQCTRL
	EMU_DCDCLPEM01CFG
EXTENDED reset	EMU_VMONAVDDCTRL
	EMU_VMONALTAVDDCTRL
	EMU_VMONDVDDCTRL
	EMU_VMONIO0CTRL
FULL reset	EMU_EM4CTRL

# 9.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	RMU_CTRL	RW	Control Register
0x004	RMU_RSTCAUSE	R	Reset Cause Register
0x008	RMU_CMD	W1	Command Register
0x00C	RMU_RST	RW	Reset Control Register
0x010	RMU_LOCK	RWH	Configuration Lock Register

# 9.5 Register Description

# 9.5.1 RMU\_CTRL - Control Register

		<u></u>											
Offset			Bit Position										
0x000	30 30 31 52 52 52 52 52 52 52 52 52 52 52 52 52	25 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	5     6     7     1										
Reset		0×0	000 000 X										
Access		WA N	N N N N N N N N N N N N N N N N N N N										
Name		RESETSTATE	PINRMODE SYSRMODE LOCKUPRMODE										
Bit	Name Reset Access Description												
31:26	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions												
25:24	RESETSTATE	0x0 RW System Software Reset State											
	Bit-field for software u	software use only. This field has no effect on the RMU and is reset by power-on reset and hard pin reset only.											
23:15	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions											
14:12	PINRMODE	0x4 RW PIN Reset Mode											
	Controls the reset level page is set.	el for Pin reset request. The	ese settings only apply when PINRESETSOFT in CLW0 in the Lock bit										
	Value	Mode	Description										
	0	DISABLED	Reset request is blocked.										
	1	LIMITED	The CRYOTIMER, DEBUGGER, RTCC, are not reset.										
	2	EXTENDED	The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.										
	4	FULL	The entire device is reset except some EMU and RMU registers.										
11	Reserved	To ensure compatibility w	with future devices, always write bits to 0. More information in 1.2 Conven-										
10:8	SYSRMODE	0x2 RW	Core Sysreset Reset Mode										
	Controls the reset leve	el for Core SYSREST rese	et request.										
	Value	Mode	Description										
	0	DISABLED	Reset request is blocked.										
	1	LIMITED	The CRYOTIMER, DEBUGGER, RTCC, are not reset.										
	2	EXTENDED	The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.										
	4	FULL	The entire device is reset except some EMU and RMU registers.										
7	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions												

Bit	Name	Reset	Access	Description						
6:4	LOCKUPRMODE	0x0	RW	Core LOCKUP Reset Mode						
	Controls the reset le	vel for Core LOC	KUP reset	request.						
	Value	Mode		Description						
	0	DISABLED		Reset request is blocked.						
	1	LIMITED		The CRYOTIMER, DEBUGGER, RTCC, are not reset.						
	2	EXTENDED		The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.						
	4	FULL		The entire device is reset except some EMU and RMU registers.						
3	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven						
2:0	WDOGRMODE	0x4	RW	WDOG Reset Mode						
	Controls the reset le	vel for WDOG res	set request	t.						
	Value	Mode		Description						
	0	DISABLED		Reset request is blocked. This disable bit is redundant with enable/ disable bit in WDOG						
	1	LIMITED		The CRYOTIMER, DEBUGGER, RTCC, are not reset.						
	2	EXTENDED		The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.						
	4	FULL		The entire device is reset except some EMU and RMU registers.						

# 9.5.2 RMU\_RSTCAUSE - Reset Cause Register

Offset										В	it Po	ositi	on														
0x004	30 29	28	26	25	23	22	21	5	8	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	7	_	0
Reset					1						0					0	0	0	0				0	0	0		0
Access											22					<u>~</u>	22	22	22				<u>~</u>	œ	<u>~</u>		2
Name											EM4RST					WDOGRST	SYSREQRST	LOCKUPRST	EXTRST				DECBOD	DVDDBOD	AVDDBOD		PORST
Bit	Name			Reset			Acces	ss	Des	crip	tior	1															
31:17	Reserved			To ens	sure	comp	oatibili	ty w	ith fu	ıture	de	vices	s, al	ways	s wri	te b	its t	o 0.	Мо	re in	forma	atior	n in	1.2	Coi	nver	7-
16	EM4RST			0			R		EM4	4 Re	set																
	Set if the sy on page 21									y so	ftwa	are. S	See	Tab	le 9.	2 R	MU	Res	set C	Caus	e Re	gist	er I	nter	pret	atio	n 
15:12	Reserved			To ens	sure	сотр	oatibili	ty w	ith fu	ıture	de	vices	s, al	ways	s wri	te b	its t	o 0.	Мо	re in	forma	atior	n in	1.2	Coi	nver	7-
11	WDOGRS	Γ		0		R Watchdog Reset																					
	Set if a watchdog reset has been performed. Must be cleared by software. See Table 9.2 RMU Reset Cause Register Interpretation on page 218 for details on how to interpret this bit.																										
10	SYSREQR	ST		0			R		Sys	tem	Re	que	st R	eset	t												
	Set if a sys Interpretation												d by	y sof	twar	e. S	See	Tabl	le 9.	2 RI	MU R	ese	et C	aus	e Re	egist	ter
9	LOCKUPR	ST		0			R		LO	CKU	P R	eset	t														
	Set if a LOo pretation or											by s	oftw	are.	See	e Ta	ble	9.2	RMU	J Re	set C	aus	se F	Regi	ster	Inte	er-
8	EXTRST			0			R		Ext	erna	l Pi	n Re	eset														
	Set if an ex Interpretation												oy s	oftw	are.	See	е Та	ble	9.2	RML	J Res	et C	Cau	ise F	Regi	ster	
7:5	Reserved			To ens	sure	comp	oatibili	ty w	ith fu	ıture	de	vices	s, al	ways	s wri	te b	its t	o 0.	Moi	re in	forma	atior	n in	1.2	Coi	nver	1-
4	DECBOD			0			R		Bro	wn	Out	Det	ecto	or De	ecoi	uple	Do	mai	in R	ese	t						
		t if a regulated domain brown out detector reset has been performed. Must be cleared by software. See Table 9.2 RMU set Cause Register Interpretation on page 218 for details on how to interpret this bit.																									
3	DVDDBOD	)		0			R		Bro	wn	Out	Det	ecto	or D	VDD	Re	set										
	Set if a unregulated domain brown out detector reset has been performed. Must be cleared by software. See Table 9.2 RMU Reset Cause Register Interpretation on page 218 for details on how to interpret this bit.																										
2	AVDDBOD			0			R		Bro	wn	Out	Det	ecto	or A\	VDD	Re	set										
	Set if a unr 9.2 RMU R																				ftwar	e. S	See	Tab	le		
1	Reserved			To ens	sure	comp	patibili	ty w	ith fu	iture	de	vices	s, al	ways	s wri	te b	its t	o 0.	Мо	re in	forma	atior	n in	1.2	Cor	nver	7-

Bit	Name	Reset	Access	Description						
0	PORST	0	R	Power on Reset						
Set if a power on reset has been performed. Must be cleared by software. See Table 9.2 RMU Reset Cause Regis										

# 9.5.3 RMU\_CMD - Command Register

Offset															Bi	t Po	sitio	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	æ	7	9	2	4	က	2	_	0
Reset			'																					'			'	•				0
Access																																W1
Name																																RCCLR
Dit	No						Po	oot			٨٥	000		Doo	orin	tion																

Bit	Name	Reset	Access	Description						
31:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-						
0	RCCLR	0	W1	Reset Cause Clear						
	Set this bit to clear the RSTCAUSE register.									

# 9.5.4 RMU\_RST - Reset Control Register

Offset	Bit Position																								
0x00C	30 29	28	26	24	23	22	20	19	9 1	17	15	4	13	12	7	10	၈	∞	7	9	5	4	က	7	0
Reset		•					•			•		•				•	•				•	•		•	
Access																									
Name																									

I	Bit	Name	Reset	Access	Description
,	31:0	Reserved	To ensure com tions	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 9.5.5 RMU\_LOCK - Configuration Lock Register

15:0

LOCKKEY

0x0000

**RWH** 


	_				•					•																						
Offset															Bit	t Pc	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•		•													•		•		0	nnnnxn							
Access																	RWH															
Name																								)	LOCKKEY							
Bit	Na	me					Re	set			Ac	ces	s l	Des	cript	tion																
31:16	Re	serv	red				To tion		ure	com	pati	bility	/ wit	h fu	ture	dev	ices	s, alı	vays	s wr	ite b	its t	o 0.	Мо	re ir	forn	natio	on ii	1.2	Cor	iver	7-

Write any other value than the unlock code to lock RMU\_CTRL and RMU\_RST from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

**Configuration Lock Key** 

Mode	Value	Description
Read Operation		
UNLOCKED	0	RMU registers are unlocked
LOCKED	1	RMU registers are locked
Write Operation		
LOCK	0	Lock RMU registers
UNLOCK	0xE084	Unlock RMU registers

## 10. EMU - Energy Management Unit



#### **Quick Facts**

#### What?

The EMU (Energy Management Unit) handles the different low energy modes in EFR32xG12 Wireless Gecko

## Why?

The need for performance and peripheral functions varies over time in most applications. By efficiently scaling the available resources in real time to match the demands of the application, the energy consumption can be kept at a minimum.

### How?

With a broad selection of energy modes, a high number of low-energy peripherals available even in EM2 Deep Sleep, and short wake-up time (3 µs from EM2 Deep Sleep and EM3 Stop), applications can dynamically minimize energy consumption during program execution.

#### 10.1 Introduction

The Energy Management Unit (EMU) manages all the low energy modes (EM) in EFR32xG12 Wireless Gecko. Each energy mode manages whether the CPU and the various peripherals are available. The energy modes range from EM0 Active to EM4 Shutoff. EM0 Active mode provides the highest amount of features, enabling the CPU, Radio, and peripherals with the highest clock frequency. EM4 Shutoff Mode provides the lowest power state, allowing the part to return to EM0 Active on a wake-up condition. The EMU also controls the various power routing configurations, internal regulators settings, and voltage monitoring needed for optimal power configuration and protection.


#### 10.2 Features

The primary features of the EMU are listed below:

- · Energy Modes control
  - Entry into EM4 Hibernate or EM4 Shutoff
  - · Configuration of regulators and clocks for each Energy Mode
  - · Configuration of various EM4 Hibernate/Shutoff wake-up conditions
  - · Configuration of RAM power and retention settings
  - · Configuration of GPIO retention settings
- · Power routing configurations
  - DCDC control
  - · Internal power switches allowing for extensible system power architecture
- · Temperature measurement control and status
- · Brown Out Detection
- · Voltage Monitoring
  - · Four dedicated continuous monitor channels
  - · Optional monitor features include interrupt generation and low power mode wake-up
- · State Retention
- · Voltage Scaling
  - · EM01 voltage scaling
  - · EM23 voltage scaling
  - · EM4H voltage scaling

## 10.3 Functional Description

The EMU is responsible for managing the wide range of energy modes available in EFR32xG12 Wireless Gecko. The block works in harmony with the entire platform to easily transition between energy modes in the most efficient manner possible. The following diagram Figure 10.1 EMU Overview on page 230, shows the relative connectivity to the various blocks in the system.



The combined state of these modules defines the required energy mode

Figure 10.1. EMU Overview

The EMU is available on the peripheral bus. The energy management state machine controls the internal voltage regulators, oscillators, memories, and interrupt system. Events, interrupts, and resets can trigger the energy management state machine to return to the active state. This is further described in the following sections.

The power architecture is highly configurable to meet system power performance needs. Several external power configurations are supported. The EMU allows flexible control of internal DCDC, Digital LDO Regulator, and internal power switching.

### 10.3.1 Energy Modes

EFR32xG12 Wireless Gecko features six main energy modes, referred to as Energy Mode 0 (EM0 Active) through Energy Mode 4 (EM4 Shutoff). The Cortex-M4 is only available for program execution in EM0 Active. In EM0 Active/EM1 Sleep any peripheral function can be enabled. EM2 Deep Sleep through EM4 Shutoff, also referred to as low energy modes, provide a significantly reduced energy consumption while still allowing a rich set of peripheral functionality. The following Table 10.1 table on page 231 shows the possible transitions between different energy modes.

**Table 10.1. Energy Mode Transitions** 

Current Mode	EM Transition Action									
	Enter EM0 Active	Enter EM1 Sleep	Enter EM2 Deep Sleep	EnterEM3 Stop	EnterEM4 Hi- bernate	Enter EM4 Shutoff				
EM0 Active		Sleep (WFI, WFE)	Deep Sleep (WFI, WFE)	Deep Sleep (WFI, WFE)	EM4 Entry	EM4 Entry				
EM1 Sleep	IRQ		Peripheral wake up done <sup>1</sup>	Peripheral wake up done <sup>1</sup>						
EM2 Deep Sleep	IRQ	Peripheral wake up req <sup>1</sup>								
EM3 Stop	IRQ	Peripheral wake up req <sup>1</sup>								
EM4 Hibernate	Wake Up									
EM4 Shutoff	Wake Up									

<sup>1</sup> Peripheral wake-up from EM2/3 to EM1 and then automatically back to EM2/3 when done.

The CSEN, LESENSE, ADC, RAC, and LEUART have the ability to temporarily wake up the part from either EM2 Deep Sleep or EM3 Stop to EM1 Sleep in order to transfer data. Once completed, the part is automatically placed back into the EM2 Deep Sleep or EM3 Stop mode.

The Core can always request to go to EM1 Sleep with the WFI or WFE command during EM0 Active. The core will be prevented from entering EM2 Deep Sleep or EM3 Stop if the RAC is transferring data or if Flash is programming or erasing.

An overview of supported energy modes and available functionality is shown in Table 10.2 EMU Energy Mode Overview on page 231. For each energy mode, the system will typically default to its lowest power configuration, with non-essential clocks and peripherals disabled. Functionality may be then selectively enabled by software.

Table 10.2. EMU Energy Mode Overview

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shutoff
Wake-up time to EM0 Active/EM1 Sleep	-	3 µs <sup>1</sup>	3 µs <sup>1</sup>	160 µs <sup>1</sup>	160 µs <sup>1</sup>
Core Active	Yes, in EM0 only	-	-	-	-
Debug	Available	See Note <sup>2</sup>	See Note <sup>2</sup>	-	-
Digital logic and system RAM retained	Yes	Yes	Yes	-	-
Flash Memory Access	Available	-	-	-	-
LDMA (Linked DMA Controller)	Available	Available <sup>3</sup>	Available <sup>3</sup>	-	-
RAC (Radio Controller)	Available	Available <sup>4</sup>	-	-	-

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shutoff
RFSENSE (Ultra Low Energy RF Detection)	Available	Available	Available	Available	Available
High Frequency Oscillators (HFRCO, HFXO) and Clocks (HFSRCLK, HFCLK, HFCORECLK, HFBUSCLK, HFPERCLK, HFRADIOCLK, HFCLKLE)	Available	-	-	-	-
Auxiliary High Frequency Oscillator (AUXHFR-CO) and Clock (AUXCLK)	Available	Available <sup>5</sup>	Available <sup>5</sup>	-	-
Low Frequency Oscillators (LFRCO, LFXO)	Available	Available	-	Available	Available
Low Energy Clocks A and B (LFACLK, LFBCLK)	Available	Available	Available <sup>7</sup>	-	-
Low Energy Clock E (LFECLK)	Available	Available	Available <sup>7</sup>	Available	-
ULFRCO (Ultra Low Frequency Oscillator)	On	On	On	On	Available
CRYPTO (Crypto Accelerator)	Available	-	-	-	-
TRNG (True Random Number Generator)	Available	-	-	-	-
GPCRC (Cyclic Redundancy Check)	Available	-	-	-	-
RTCC (Real Time Counter and Calendar)	Available	Available	Available <sup>7</sup>	Available	-
RTCC Memory Retained	Yes	Yes	Yes	Yes	-
USART (USART/SPI)	Available	-	-	-	-
LEUART (Low Energy UART)	Available	Available <sup>3</sup>	-	-	-
I <sup>2</sup> C	Available	Available <sup>6</sup>	Available <sup>6</sup>	-	-
TIMER (Timer/Counter)	Available	-	-	-	-
LETIMER (Low Energy Timer)	Available	Available	Available <sup>7</sup>	-	-
CRYOTIMER (Ultra Low Energy Timer/Counter)	Available	Available	Available <sup>7</sup>	Available	Available
WDOG (Watchdog)	Available	Available	Available <sup>7</sup>	-	-
PCNT (Pulse Counter)	Available	Available	Available	-	-
CSEN (Capacitive Sense)	Available	Available <sup>3</sup>	-	-	-
ACMP (Analog Comparator)	Available	Available <sup>8</sup>	Available <sup>8</sup>	-	-
ADC (Analog to Digital Converter)	Available	Available <sup>3,5</sup>	Available <sup>3,5</sup>	-	-
IDAC (Current Digital to Analog Converter)	Available	Available	Available	-	-
VDAC (Voltage Digital to Analog Converter)	Available	Available	Available	-	-
OPAMP (Operational Amplifier)	Available	Available	Available	-	-
LESENSE (Low Energy Sensor)	Available	Available <sup>3</sup>	-	-	-
EMU Temperature Sensor	Available	Available	Available	Available	-
DC-DC Converter	Available	Available	Available	Available	-
VMON Wake-up or Reset	Available	Available	Available	Available	-
Brown-Out Detect/Power-on Reset	Available	Available	Available	Available	Available
Pin Reset	Available	Available	Available	Available	Available

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shutoff
GPIO Pin Interrupts	Available	Available	Available	Available <sup>9</sup>	Available <sup>9</sup>
GPIO Pin State Retention	Yes	Yes	Yes	Available <sup>10</sup>	Available <sup>10</sup>

- 1 Approximate time. Refer to the data sheet
- 2 Leaving the debugger connected when in EM2 or EM3 will cause the system to enter a higher power EM2 mode in which the high frequency clocks are still enabled and certain core functionality is still powered-up in order to maintain debug-functionality.
- The LDMA can be used with some low power peripherals (e.g., ADC, LEUART, LESENSE, CSEN) in EM2/3. Features required by the LDMA which are not supported in EM2/3 (e.g., HFCLK), will be automatically enabled prior to the LDMA transfer and then automatically disabled afterwards.
- 4 The RAC can be woken via a PRS interrupt to EM1 to transfer data. Once complete, the system will return to EM2.
- While in EM2/3, an asynchronous event can be routed through PRS (e.g. GPIO IRQ or ACMP output) to wake up the ADC. Features required by the ADC which are not supported in EM2/3 (e.g., AUXHFRCO) will be automatically enabled to allow the ADC to convert a sample, and then automatically disabled afterwards.
- 6 I2C functionality limited to receive address recognition
- 7 Must be using ULFRCO
- 8 ACMP functionality in EM2/3 limited to edge interrupt
- 9 Pin wake-up in EM4 supported only on GPIO EM4WUx pins. Consult data sheet for complete list of pins.
- 10 If enabled in EMU->EM4CTRL.EM4IORETMODE.

The different energy modes are summarized in the following sections.

## 10.3.1.1 EM0 Active

EM0 Active provides all system features.

- Cortex-M4 is executing code
- · Radio functionality is available
- · High and low frequency clock trees are active
- · All oscillators are available
- · All peripheral functionality is available

## 10.3.1.2 EM1 Sleep

EM1 Sleep disables the core but leaves the remaining system fully available.

- · Cortex-M4 is in sleep mode. Clocks to the core are off
- · Radio functionality is available
- · High and low frequency clock trees are active
- · All oscillators are available
- · All peripheral functionality is available

#### 10.3.1.3 EM2 Deep Sleep

This is the first level into the low power energy modes. Most of the high frequency peripherals are disabled or have reduced functionality. Memory and registers retain their values.

- · Cortex-M4 is in sleep mode. Clocks to the core are off.
- · RFSENSE available. Radio inactive
- · High frequency clock tree is inactive
- Low frequency clock tree is active
- · The following oscillators are available
  - LFRCO, LFXO, ULFRCO, AUXHFRCO (on demand, if used by the ADC)
- · The following low frequency peripherals are available
  - RTCC, WDOG, LEUART, LETIMER, LESENSE, PCNT, CRYOTIMER
- · The following analog peripherals are available (with potential limitations on functionality)
  - ADC, IDAC, VDAC, OPAMP, CSEN
- Wake-up to EM0 Active through
  - · Peripheral interrupt, reset pin, power on reset, asynchronous pin interrupt, I2C address recognition, or ACMP edge interrupt
- · Wake-up to EM1 Sleep through
  - · RAC data transfer request
  - · Part returns to EM2 Deep Sleep when transfers are complete
- · RAM and register values are preserved
  - · RAM blocks may be optionally powered down for lower power
- · GPIO pin state is retained
- · RTCC memory is retained
- The DC-DC converter can be configured to remain on in Low Power mode.

#### 10.3.1.4 EM3 Stop

In this low energy mode, all low frequency oscillators (LFXO, LFRCO) and all low frequency clocks derived from them, are stopped, as well as all high frequency clocks. Most peripherals are disabled or have reduced functionality. Memory and registers retain their values.

- · Cortex-M4 is in sleep mode. Clocks to the core are off.
- RFSENSE available. Radio inactive
- · High frequency clock tree is inactive
- · All low frequency clock trees derived from the low frequency oscillators (LFXO, LFRCO) are inactive
- The following oscillators are available
  - ULFRCO, AUXHFRCO (on demand, if used by the ADC)
- · The following low frequency peripherals are available if clocked by the ULFRCO
  - RTCC, WDOG, CRYOTIMER
- The following analog peripherals are available (with potential limitations on functionality)
  - · ADC, IDAC, VDAC, OPAMP, CSEN
- · Wake-up to EM0 Active through
  - · Peripheral interrupt, reset pin, power on reset, asynchronous pin interrupt, I2C address recognition, or ACMP edge interrupt
- · Wake-up to EM1 Sleep through
  - · RAC data transfer request
  - · Part returns to EM3 Stop when transfers are complete
- RAM and register values are preserved
  - RAM blocks may be optionally powered down for lower power
- · GPIO pin state is retained
- · RTCC memory is retained
- The DC-DC converter can be configured to remain on in Low Power mode.

#### 10.3.1.5 EM4 Hibernate

The majority of peripherals are shutoff to reduce leakage power. A few selected peripherals are available. System memory and registers do not retain values. GPIO PAD state and RTCC RAM are retained. Wake-up from EM4 Hibernate requires a reset to the system, returning it back to EM0 Active

- · Cortex-M4 is off
- · RFSENSE available. Radio is off.
- · High frequency clock tree is off
- Some low frequency clock trees may be active
- · The following oscillators are available
  - · LFRCO, LFXO, ULFRCO
- · The following low frequency peripherals are available
  - · RTCC, CRYOTIMER
- Wake-up to EM0 Active through
  - VMON, EMU Temperature Sensor, RTCC, RFSENSE, CRYOTIMER, reset pin, power on reset, asynchronous pin interrupt (on GPIO\_EM4WUx pins only)
- GPIO pin state may be retained (depending on EMU->EM4CTRL.EM4IORETMODE configuration)
- · RTCC memory is retained
- The DC-DC converter can be configured to remain on in Low Power mode.

#### 10.3.1.6 EM4 Shutoff

EM4 Shutoff is the lowest energy mode of the part. There is no retention except for GPIO PAD state. Wake-up from EM4 Shutoff requires a reset to the system, returning it back to EM0 Active

- · Cortex-M4 is off
- · RFSENSE available. Radio is off.
- · High frequency clock tree is off
- · Low frequency clock tree may be active
- · The following oscillators are available
  - LFRCO, LFXO, ULFRCO
- · The following low frequency peripherals are available
  - CRYOTIMER
- Wake-up to EM0 Active through
  - RFSENSE, CRYOTIMER, reset pin, power on reset, asynchronous pin interrupt (on GPIO EM4WUx pins only)
- GPIO pin state may be retained (depending on EMU->EM4CTRL.EM4IORETMODE configuration)
- The DC-DC converter configuration is reset to its default Unconfigured configuration (DC-DC converter disabled and bypass switch is off)

## 10.3.2 Entering Low Energy Modes

The following sections describe the requirements for entering the various energy modes.

**Note:** If Voltage scaling is being used to save system energy, it is important to ensure the proper conditions for entry and exit of EM2 Deep Sleep, EM3 Stop or EM4 Hibernate be met. See 10.3.9.2.1 EM23 Voltage Scaling Guidelines and 10.3.9.3.1 EM4H Voltage Scaling Guidelines for details.

## 10.3.2.1 Entry Into EM1 Sleep

Energy mode EM1 Sleep is entered when the Cortex-M4 executes the Wait For Interrupt (WFI) or Wait For Event (WFE) instruction while the SLEEPDEEP bit the Cortex-M4 System Control Register is cleared. The MCU can re-enter sleep automatically out of an Interrupt Service Routine (ISR) if the SLEEPONEXIT bit in the Cortex-M4 System Control Register is set. Refer to ARM documentation on entering Sleep modes.

Alternately, EM1 Sleep can be entered from either EM2 Deep Sleep or EM3 Stop from a Peripheral Wake-up Request allowing transfers between the Peripheral and System RAM or Flash. On EFR32, ADC, CSEN, IDAC, LESENSE, and LEUART peripherals can request this wake-up event. Refer to their respective register specification to enable this option. The system will return back to EM2 Deep-Sleep or EM3 Stop once the ADC, CSEN, IDAC, LESENSE, or LEUART have completed its transfers and processing.

During Peripheral Wake-Up Request, additional system resources such as FLASH and other Peripherals can be enabled for access.

## 10.3.2.2 Entry Into EM2 Deep Sleep or EM3 Stop

Energy mode EM2 Deep Sleep or EM3 Stop may be entered when all of the following conditions are true:

- · Radio RAC state machine is in OFF state
- · IDAC is currently not updating output.
- · Cortex-M4 (if present) is in DEEPSLEEP state
- · Flash Program/Erase Inactive
- · DMA done with all current requests
- · A debugger is not currently connected.

Entry into EM2 Deep Sleep and EM3 Stop can be blocked by setting the EMU CTRL->EM2BLOCK bit.

**Note:** When EM2 Deep Sleep or EM3 Stop entry is blocked, the part is not able to enter a lower energy state. The core will be in a sleep state, similar to EM1, where it is waiting for a proper interrupt of other valid wake-up event. Once the blocking conditions are removed, then the part will automatically enter a lower energy state.

Energy mode EM2 Deep Sleep is entered from EM0 Active when the Cortex-M4 executes the Wait For Interrupt (WFI) or Wait For Event (WFE) instruction while the SLEEPDEEP bit in the Cortex-M4 System Control Register is set. The MCU can re-enter DeepSleep automatically out of an Interrupt Service Routine (ISR) if the SLEEPONEXIT bit in the Cortex-M4 System Control Register is set. Refer to ARM documentation on entering Sleep modes.

Alternately, EM2 Deep Sleep or EM3 Stop is entered from EM1 Sleep upon the completion of a Peripheral Wake-Up Request from the RAC if no EM0 Active wake-up happens in the meantime.

## 10.3.2.3 Entry Into EM4 Hibernate or EM4 Shutoff

Energy mode EM4 Hibernate and EM4 Shutoff is entered through register access.

Software must ensure no modules are active, such as RAC, when entering EM4 Hibernate/Shutoff. EM4CTRL->EM4STATE field must be configured to select either Hibernate (EM4H) or Shutoff (EM4S) mode prior to entering EM4.

Software may enter EM4 Hibernate/Shutoff from EM0 Active by writing the sequence 2,3,2,3,2,3,2,3,2 to EM4CTRL->EM4ENTRY bit field. If the EM4BLOCK bit in WDOGn\_CTRL is set, the CPU will be prevented from entering EM4 Hibernate/Shutoff by software request

An active debugger connection will prevent entry into EM4 Hibernate/Shutoff.

Note that upon entry into EM4 Shutoff, the DC-DC converter configuration is reset to its default (i.e. Unconfigured) configuration. In the Unconfigured configuration, the DC-DC converter will be disabled and the bypass switch will be turned off.

#### 10.3.3 Exiting a Low Energy Mode

A system in EM2 Deep Sleep and EM3 Stop can be woken up to EM0 Active through regular interrupt requests from active peripherals. Since state and RAM retention is available, the EFR32 is fully restored and can continue to operate as before it went into the Low Energy Mode.

Wake-Up from EM4 Hibernate or EM4 Shutoff is performed through reset. Wake-Up from a specific module must be enabled in that module's EM4WUEN register.

Enabled interrupts that can cause wake-up from a low energy mode are shown in Table 10.3 EMU Wake-Up Triggers from Low Energy Modes on page 237. The wake-up triggers always return the EFR32 to EM0 Active/EM1 Sleep. Additionally, any reset source will return to EM0 Active. VMON-based EM4 Hibernate wake-ups also set the corresponding rise or fall interrupt flag. These flags serve as the wake-up source for EM4 Hibernate and must be cleared by software on EM4 Hibernate exit. Not doing so will result in an immediate wake-up after next EM4 Hibernate entry.

Table 10.3. EMU Wake-Up Triggers from Low Energy Modes

Peripheral	Wake-Up Trigger	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shut- off
LEUART (Low Energy UART)	Receive / transmit	Yes	-	-	-
LETIMER	Any enabled interrupt	Yes	-	-	-
WDOG	Any enabled interrupt	Yes	Yes	-	-
LESENSE	Any enabled interrupt	Yes	-	-	-
LFXO	Ready Interrupt	Yes	-	-	-
LFRCO	Ready Interrupt	Yes	_	-	-
I <sup>2</sup> C	Receive address recognition	Yes	Yes	-	-
ACMP	Any enabled edge interrupt	Yes	Yes	-	-
ADC	SINGLE / SCAN FIFO events, window comparator, and VREF overvoltage	Yes	Yes	-	-
CSEN	Wake on threshold	Yes	Yes	-	-
VDAC	Any enabled interrupt except EM23ERRIF	Yes	Yes	-	-
PCNT	Any enabled interrupt	Yes	Yes <sup>1</sup>	-	-
RTCC	Any enabled interrupt	Yes	Yes	Yes <sup>2</sup>	
VMON	Rising or falling edge on any monitored power	Yes	Yes	Yes <sup>2</sup>	-
EMU Temperature Sensor	Measured temperature outside the defined limits	Yes	Yes	Yes <sup>2</sup>	-
CRYOTIMER	Timeout	Yes	Yes	Yes <sup>2</sup>	Yes <sup>2</sup>
Pin Interrupts	Transition	Yes	Yes	Yes <sup>23</sup>	Yes <sup>23</sup>
RFSENSE	RF signal detected	Yes	Yes	Yes <sup>2</sup>	Yes <sup>2</sup>
Reset Pin	Assertion	Yes	Yes	Yes	Yes
Power	Cycle Off/On	Yes	Yes	Yes	Yes

- 1 When using an external clock
- 2 Corresponding bit in the module's EM4WUEN must be set.
- 3 Only available on a subset of the pins. Refer to the data sheet for details.

## 10.3.4 Power Configurations

The EFR32xG12 Wireless Gecko allows several power configurations with additional options giving flexible power architecture selection.

In order to provide the lowest power consuming radio solutions, the EFR32xG12 Wireless Gecko comes with a DC-DC module to power internal circuits. The DC-DC requires an external inductor and capacitor (refer to the data sheet for recommended values).

The EFR32xG12 Wireless Gecko has multiple internal power domains: IO Supply (IOVDD), Analog & Flash (AVDD), RF Analog Supply (RFVDD), RF Power Amplifier Supply (PAVDD), Input to Digital LDO (DVDD), and Low Voltage Digital Supply (DECOUPLE). Additional detail for each configuration and option is given in the following sections.

When assigning supply sources, the following requirement must be adhered to:

- VREGVDD = AVDD (Must be the highest voltage in the system)
- VREGVDD >= DVDD
- VREGVDD >= PAVDD
- VREGVDD >= RFVDD
- VREGVDD >= IOVDD

The system boots up into a safe power state, but must be immediately programmed to the desired configuration by writing to the EMU\_PWRCFG->PWRCFG bitfield. Out of POR, the PWRCFG is set to UNCONFIGURED, locking access to various power control registers. Once written, the PWRCFG cannot be changed.

## 10.3.4.1 Power Configuration 0: Unconfigured

Upon power-on reset (POR) or entry into EM4 Shutoff, the system is configured in a safe state that supports all of the available Power Configurations. The Unconfigured Configuration is shown in the simplified diagram below.

In the Unconfigured Configuration:

- The DC-DC converter's Bypass switch is OFF.
- The internal digital LDO is powered from the AVDD pin (i.e. REGPWRSEL=0 in EMU\_PWRCTRL). Note the maximum allowable current into the LDO when REGPWRSEL=0 is 20 mA. For this reason, immediately after startup firmware should configure RE-GPWRSEL=1 to power the digital LDO from DVDD.
- The analog blocks are powered from the AVDD supply pin (i.e., ANASW=0 in EMU\_PWRCTRL).

After power on, firmware can configure the device to based on the external hardware configuration. Note that the PWRCFG register can only be written once to a valid value and is then locked. This should be done immediately out of boot to select the proper power configuration. The DC-DC and PWRCTRL registers will be locked until the PWRCFG register is configured.




Figure 10.2. Unconfigured Power Configuration

## 10.3.4.2 Power Configuration 1: No DC-DC

In Power Configuration 1, the DC-DC converter is programmed in Off mode and the Bypass switch is Off. The DVDD pin must be powered externally - typically, DVDD is connected to the main supply. DVDD powers the internal Digital LDO (i.e., REGPWRSEL=1) which powers the digital circuits. IOVDD and AVDD are powered from the main supply as well. RFVDD and PAVDD, which power the radio, are shorted to the main supply as well.

VREGSW must be left disconnected in this configuration.




Figure 10.3. DC-DC Off Power Configuration

### 10.3.4.3 Power Configuration 2: DC-DC

For the lowest power applications, the DC-DC converter can be used to power the DVDD supply, as well as RFVDD and PAVDD.

In Power Configuration 2, the DC-DC Output ( $V_{DCDC}$ ) is connected to DVDD. DVDD powers the internal Digital LDO (i.e., RE-GPWRSEL=1) which powers the digital circuits. AVDD is connected to the main supply voltage. The internal analog blocks may be powered from AVDD or DVDD, depending on the ANASW configuration. RFVDD and PAVDD are powered from  $V_{DCDC}$  as well.

IOVDD could be connected to either the main supply (as shown below) or to  $V_{DCDC}$ , depending on the system IO requirements. Because  $V_{DCDC}$  will be unpowered (i.e., floating) at startup, if IOVDD is powered from the DC-DC converter then any circuit attached to IOVDD will not be powered until the DC-DC is configured (or the bypass switch is enabled). Refer to 10.3.8 IOVDD Connection section for further details and issues that may result when connecting IOVDD to  $V_{DCDC}$ .




Figure 10.4. DC-DC Standard Power Configuration

As the Main Supply voltage approaches the DC-DC output voltage, it eventually reaches a point where becomes inefficient (or impossible) for the DC-DC module to regulate  $V_{DCDC}$ . At this point, firmware can enable bypass mode, which effectively disables the DC-DC and shorts the Main Supply voltage directly to the DC-DC output. If and when sufficient voltage margin on the Main Supply returns, the system can be switched back into DC-DC regulation mode.

An alternate "High RF Power" DC-DC configuration has the external Main Supply connected directly to the PAVDD. This configuration supports a higher transmit power (e.g., >13 dBm) required for some radio protocol specifications. No additional software setting is required for this mode. The following diagram shows an example of connecting PAVDD to the Main Supply while DVDD and RFVDD are connected to the filtered  $V_{DCDC}$ .




Figure 10.5. DC-DC High RF Power Configuration

## 10.3.5 DC-to-DC Interface

The EFR32xG12 Wireless Gecko devices feature a DC-DC buck converter which requires a single external inductor and a single external capacitor. The converter takes the VREGVDD input voltage and converts it down to an output voltage between VREGVDD and 1.8 V with a peak efficiency of approximately 90% in Low Noise (LN) mode and 85% in Low Power (LP) mode. Refer to the data sheet for full DC-DC specifications.

The DC-DC converter operates in either Low Noise (LN) or Low Power (LP) mode. LN mode is intended for higher current operation (e.g.,  $\geq$  10 mA), whereas LP mode is intended for very low current operation (e.g.,  $\leq$  10 mA).

In addition, the DC-DC converter supports an unregulated Bypass mode, in which the input voltage is directly shorted to the DC-DC output.

## 10.3.5.1 Bypass Mode

In Bypass mode, the VREGVDD input voltage is directly shorted to the DC-DC converter output through an internal switch. Consult the data sheet for the Bypass switch impedance specification.

The Bypass Current Limit limits the maximum current drawn from the input supply in Bypass mode. This current limit is enabled by setting the BYPLIMEN bit in the EMU\_DCDCCLIMCTRL register, and the limit value may be adjusted between 20 mA and 320 mA using the BYPLIMSEL bitfield in the EMU\_DCDCMISCCTRL register. When the difference between the DC-DC output voltage ( $V_{DCDC}$ ) and the DC-DC input voltage (VREGVDD) is large, applications should enable the Bypass Current Limit before enabling Bypass mode. For example, if Bypass mode is enabled with VREGVDD=3.8 V and  $V_{DCDC}$ =1.8 V with a 4.7  $\mu$ F capacitor, the peak current draw may be quite large as it is limited only by the bypass switch on-resistance, which could result in drooping on the input supply voltage. For smaller input / output voltage differences (e.g., VREGVDD=2.4 V and  $V_{DCDC}$ =1.8 V), it may not be necessary to enable the Bypass Current Limit at all.

Note that the device will see an additional ~10  $\mu$ A of current draw when both the Bypass Current Limiter and Bypass Mode are enabled. Applications should therefore disable the Bypass Current Limiter (i.e., set BYPLIMEN = 0) after the DVDD voltage has reached the main supply voltage in Bypass Mode.

#### 10.3.5.2 Low Power (LP) Mode

The Low Power (LP) controller operates in a hysteretic mode to keep the output voltage within a defined voltage band. Once the DC-DC output voltage drops below a programmable internal reference, the LP controller generates a pulse train to control the powertrain PFET switch, which charges up the DC-DC output capacitor. When the output voltage is at the programmed upper level, the powertrain PFET is turned off. The output ripple voltage may be quite large (>100 mV) in LP mode.

The LP controller supports load currents up to approximately 10 mA, making it suitable for light loads in EM0 and EM1, as well as EM2, EM3, or EM4 low energy modes.

#### 10.3.5.3 Low Noise (LN) Mode

The Low Noise (LN) controller continuously switches the powertrain NFET and PFET switches to maintain a constant programmed voltage at the DVDD pin. The LN controller supports load current from sub-mA up to 200 mA.

The LN controller switching frequency is programmable using the RCOBAND bitfield in the EMU\_DCDCLNFREQCTRL register. See below for recommended RCOBAND settings for each mode.

The DC-DC Low Noise controller operates in one of two modes:

- 1. Continuous Conduction Mode (CCM)
- 2. Discontinuous Conduction Mode (DCM)

# 10.3.5.3.1 Low Noise (LN) Continuous Conduction Mode (CCM)

CCM operation is configured by setting the LNFORCECCM bit in the EMU\_DCDCMISCCTRL register. CCM can be used to improve the DC-DC converter's output transient response time to quick load current changes, which minimizes voltage transients on the DC-DC output.

Note that all references to CCM in the documentation actually refer to Forced Continuous Conduction Mode (FCCM) - that is, if the LNFORCECCM bit is set and the output load current is very low, the DC-DC will be forced to operated in CCM. In this case, the current through the inductor may be negative and current may flow back into the battery.

CCM is required for radio or Wireless Gecko systems because, unlike DCM, it allows use of the radio's interference minimization features. In CCM, the recommended DC-DC converter switching frequency is 6.4 MHz (RCOBAND = 4). Note that when the radio's interference minimization features are enabled, RCOBAND = 4 corresponds to a DC-DC converter switching frequency of 7 MHz.

### 10.3.5.3.2 Low Noise (LN) Discontinuous Conduction Mode (DCM)

To enable DCM, the LNFORCECCM bit in EMU\_DCDCMISCCTRL must be cleared before entering LN. Typically, this configuration would occur while the part was in Bypass mode. Once DCM is enabled, the DC-DC should operate in DCM at light load currents. However, as the load current increases, the DC-DC will automatically transition into CCM without software intervention.

The advantage of DCM is improved efficiency for light load currents. However, in DCM the DC-DC has poorer dynamic response to changes in load current, leading to potentially larger changes in the regulated output voltage. In addition, DCM increases the potential RF switching interference, because in DCM the DC-DC switching events are load dependent and can no longer be synchronized with radio operation. For these reasons, DCM is not recommended for radio applications or for non-radio applications that expect large instantaneous load current steps. For example, if the DC-DC is in DCM, firmware may need to increment the core clock frequency in small steps to prevent a large sudden load increase.

In DCM, the recommended DC-DC converter switching frequency is 3 MHz (RCOBAND = 0).

#### 10.3.5.4 DC-to-DC Programming Guidelines

**Note:** Refer to Application Note *AN0948: EFM32 and EFR32 Series 1 Power Configurations and DC-DC* detailed information on programming the DC-DC. Application Notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or using the [**Application Notes**] tile in Simplicity Studio.

## 10.3.6 Analog Peripheral Power Selection

The analog peripherals (e.g., ULFRCO, LFXO, HFRCO, AUXHFRCO, VMON, IDAC, ADC, CSEN) are powered from an internal analog supply domain, VDDX\_ANA. VDDX\_ANA may be supplied from either the AVDD or DVDD supply pins, depending on the configuration of the ANASW bit in the EMU\_PWRCTRL register. Changes to the ANASW setting should be made immediately out of reset (i.e., in the Unconfigured Configuration), before all clocks (with the exception of HFRCO and ULFRCO) are enabled. If the DCDC converter is used and ANASW is set to 1, the switch will not take effect until after the DCDC output voltage has reached its target level. To prevent supply transients, firmware should configure and enable the DCDC, configure ANASW, and then enable clocks.

Once ANASW is configured it should not be changed. Note that the flash is always powered from the AVDD pin, regardless of the state of the ANASW bit.

Table 10.4. Analog Peripheral Power Configuration

ANASW	Analog Peripheral Power Supply Source (VDDX_ANA)	Comments
0 (default)	AVDD pin	This configuration may provide a quieter supply to the analog modules, but is less efficient as AVDD is typically at a higher voltage than DVDD.
1	DVDD pin	This configuration may provide a noisier supply to the analog modules, but is more efficient. However, because the maximum allowable input voltage to many of the analog modules using APORT is limited to MIN(VDDX_ANA,IOVDD), this setting could artificially limit your analog input range.

#### 10.3.7 Digital LDO Power Selection

The digital LDO may be powered from one of two supply pins, depending on the configuration of the REGPWRSEL bit in the EMU\_PWRCTRL register. At startup, the digital is powered from the AVDD pin. When powered from AVDD, the LDO current is limited to 20 mA. Out of startup, firmware should configure and enable the DCDC (if desired) and then set REGPWRSEL=1 before increasing the core clock frequency.

Table 10.5. Digital LDO Power Configuration

REGPWRSEL	Digital LDO Power Source	Comments
0 (default)	AVDD pin	Maximum LDO current in this configuration is 20 mA. Firmware should configure REGPWRSEL to 1 after startup.
1	DVDD pin	This configuration supports all core frequencies, and should be used after startup.

#### 10.3.8 IOVDD Connection

The IOVDD supply(s) must be less than or equal to AVDD. IOVDD will typically be connected to either the DC-DC Output (V<sub>DCDC</sub>) or the main supply.

Because  $V_{DCDC}$  will be unpowered (i.e., floating) at startup, if IOVDD is powered from the DC-DC converter then any circuit attached to IOVDD will not be powered until the DC-DC is configured (or the bypass switch is enabled).

**Note:** This constraint can have serious and unintended side-effects. For example, if IOVDD=V<sub>DCDC</sub>:

- 1. It isn't directly possible to program an unprogrammed device on a PCB through the serial wire interface. Programming the device requires IOVDD to be present (i.e., for SWCLK, SWDIO, etc), and IOVDD won't be present until after the part is programmed (i.e., the DC-DC is enabled in firmware to power up V<sub>DCDC</sub>). It is possible to work around this issue, however, by providing an external supply for V<sub>DCDC</sub> during programming.
- 2. Some unprogrammed devices are preloaded with a bootloader. The bootloader is expecting to read a logic high on the SWCLK pin to determine if the bootloader should execute. With no valid IOVDD voltage present, the code may incorrectly decide to execute the bootloader, which will cause the system to wait in the bootloader until a reset occurs.

Additionally, upon entry into EM4 Shutoff, the DC-DC converter configuration is reset to its default (Unconfigured) configuration. If  $IOVDD = V_{DCDC}$ , then any circuits attached to IOVDD will remain unpowered until the system is reset to exit EM4 Shutoff, and the DC-DC is configured (or the bypass switch is enabled).

Any application with powering external loads from the DC-DC converter must take into consideration the maximum allowable DC-DC load current. Refer to the data sheet for DC-DC load current specification.

#### 10.3.9 Voltage Scaling

The voltage scaling feature allows for a tradeoff between power and performance. Voltage scaling applies an adjustment to the supply voltage for the on-chip digital logic and memories. For EM0 and EM1 operation, full device performance is supported when the Voltage Scale Level is set to its highest value. The Voltage Scale Level may be set lower when operating the system at slower clock speeds to save power. Voltage scaling does not affect the input or output range for analog peripherals or digital I/O logic levels. For more information about max system frequency supported for different voltage scaling levels. Refer to the CMU chapter and the data sheet specification tables.

Note: Some device sub-systems and operations are only supported at Voltage Scale Level 2.

- Flash write/erase is only supported at Voltage Scale Level 2.
- TRNG operation is only supported at Voltage Scale Level 2.
- HFXO supports only 38-40 MHz crystals and is only supported at Voltage Scale Level 2.
- Radio operation and radio module register access is only supported at Voltage Scale Level 2. When using any other Voltage Scale
  Level access to all radio peripherals is locked out. Thus, firmware may only use Voltage Scale Level 0 during periods when radio
  operations or radio register accesses are not required.

Separate voltage scaling controls are available for the different energy modes. These are as follows:

- EM01 Voltage Scaling
- EM23 Voltage Scaling
- · EM4H Voltage Scaling

## 10.3.9.1 EM01 Voltage Scaling

In energy modes EM0 and EM1, the user can dynamically scale voltages between Voltage Scale Level 2 and Voltage Scale Level 0 using the EM01VSCALE2 and EM01VSCALE0 bitfields in EMU\_CMD register. A lower Voltage Scale Level can be used in conjunction with lower processor frequency to reduce power consumption. Once these commands are issued, hardware begins the process of voltage scaling and when done, the VSCALEDONE interrupt is triggered. Users can also poll VSCALEBUSY in EMU\_STATUS which indicates that hardware is busy changing the voltage scale setting when set. VSCALE in EMU\_STATUS shows the current voltage the system is in at any time.

**Note:** If more than one voltage scaling command is issued in EMU\_CMD simultaneously, the lower voltage scaling level has higher priority. e.g. priority order: EM01VSCALE0 > EM01VSCALE2.

Note: The reset value of VSCALE for EM0 and EM1 operation is Voltage Scale Level 2.

When voltage scaling up or down, the user should follow the following sequences in order to ensure proper scaling.

- · Voltage Scale Down
  - 1. Decrease system clock frequency to the target frequency
  - 2. Update the wait states of Flash for the target frequency
  - 3. Issue voltage scaling command by setting EM01VSCALE2 or EM01VSCALE0 in EMU\_CMD
  - 4. Once Hardware completes voltage scaling up, VSCALEDONE interrupt is set.
- · Voltage Scale Up
  - 1. Issue voltage scaling command by setting EM01VSCALE2 or EM01VSCALE0 in EMU\_CMD
  - 2. Wait for hardware to complete voltage scaling. When done, VSCALEDONE interrupt is set.
  - 3. Update the wait states of Flash for the target frequency
  - 4. Increase system clock frequency to the target frequency

Multiple voltage scaling commands are allowed to be issued even when the current voltage scaling is not yet completed. In such a case, the current scaling will be aborted and the last command will be executed. VSCALEDONE interrupt will be issued for every voltage scaling command.

**Note:** When a hard reset occurs, VSCALE will be set to the reset value (Voltage Scale Level 2). In most cases, a soft reset will not affect the current VSCALE level. However, when a soft reset is issued in the middle of the voltage scaling process, the minimum voltage scale level indicated by VSCALE or the EMU\_CMD which triggered the voltage scale operation will be applied and reflected in VSCALE.

## 10.3.9.2 EM23 Voltage Scaling

The EM23VSCALE bitfield in EMU\_CTRL allows user to independently setup the voltage scaling value for EM23 energy mode. The EM23VSCALE in EMU\_CTRL should be programmed to a level which is less than or equal to VSCALE in EMU\_STATUS. This means that EM23 voltage scaling is always a voltage scaling down process. If EM23VSCALE level in EMU\_CTRL is greater than VSCALE level in EMU\_STATUS, the VSCALE level will be implemented in EM23 instead of EM23VSCALE. Upon EM23 entry, the system will scale down the voltage to a smaller level between VSCALE or EM23VSCALE.

**Note:** The reset value of EM23VSCALE is Voltage Scale Level 2. Therefore, if user scales EM01 voltage to Voltage Scale Level 0 (reflected in VSCALE in EMU\_STATUS) and enters EM23, this VSCALE voltage of Voltage Scale Level 0 is maintained in EM23 as well since this is smaller level between VSCALE and EM23VSCALE.

#### 10.3.9.2.1 EM23 Voltage Scaling Guidelines

Note that when using EM23VSCALE in EMU\_CTRL to scale down EM23, the scaled down voltage in EM23 is maintained after waking from EM23 to EM01. For example, if VSCALE was at Voltage Scale Level 2 prior to EM23 entry, and EM23VSCALE was set to Voltage Scale Level 0, the system will scale down to Voltage Scale Level 0 on EM23 entry. When waking up to EM01, the system maintains its voltage Scale Level 0. Therefore, user must ensure the system clock frequency and Flash wait states are programmed to correct values to support waking up to EM01 at the lower voltages prior to EM23 entry.

EM23VSCALEAUTOWSEN bitfield in EMU\_CTRL enables hardware to automatically configure the system clock frequency and Flash wait states to support low voltage operation when waking up to EM01 from EM23. Therefore, this obviates the need for user to setup the clock frequency and Flash wait states prior to EM23 entry with EM23VSCALE.

## 10.3.9.3 EM4H Voltage Scaling

EM4HVSCALE bitfield in EMU\_CTRL allows user to independently setup the voltage scaling levels for EM4H energy mode. The EM4HVSCALE in EMU\_CTRL should be programmed to a level which is smaller than or equal to VSCALE level in EMU\_STATUS or EM23VSCALE in EMU\_CTRL. This means that EM4H voltage scaling is always a voltage scaling down process. If EM4HVSCALE level in EMU\_CTRL is greater than level of VSCALE in EMU\_STATUS or level of EM23VSCALE in EMU\_CTRL, the smaller of VSCALE, EM23VSCALE or EM4HVSCALE levels will be implemented in EM4H.

**Note:** The reset level of EM4HVSCALE is Voltage Scale Level 2. Therefore, if user scales EM01 voltage to Voltage Scale Level 0 (reflected in VSCALE in EMU\_STATUS) and enters EM4H, this VSCALE voltage of Voltage Scale Level 0 is maintained in EM23 as well since this is minimum of VSCALE and EM23VSCALE.

#### 10.3.9.3.1 EM4H Voltage Scaling Guidelines

Note that when using EM4HVSCALE in EMU\_CTRL to scale down voltage in EM4H, the scaled down voltage in EM4H is maintained after waking from EM4H to EM01. For example prior to EM4H entry, if VSCALE was at Voltage Scale Level 2 and EM4HVSCALE was set to Voltage Scale Level 0, the system will scale down to Voltage Scale Level 0 on EM4H entry. When waking up to EM01, the system maintains its voltage at Voltage Scale Level 0.

## 10.3.9.4 Voltage Scaling Recommended Use

Refer to the data sheet for the maximum supported system frequencies for different Voltage Scaling Levels. Use of the lowest voltage scaling level is recommended for maximum power savings. For any voltage scaling level, it is recommend to use the highest frequency for performance benefits.

Voltage can then be scaled to higher voltage scale levels only when higher system clock frequency is required by the application for a period of time after which user can dynamically scale the voltage back to lower voltage scale levels to continue saving power.

#### 10.3.10 EM23 Peripheral Retention Disable

Peripherals that are available in EM2 Deep Sleep or EM3 Stop can optionally be powered down during EM2 Deep Sleep or EM3 Stop. This allows lower energy consumption in these energy modes. However, when powering down, these peripherals are independently reset so the registers lose their configuration values. Therefore, they will have to be reconfigured upon wake-up to EM0 Active if they were previously configured to non reset values.

EMU\_EM23PERNORETAINCTRL register can be used to setup unused peripherals for powering down prior to EM23 entry. Once setup, upon EM23 entry, all peripherals in the power-down domain will get powered down if all of them are setup to be disabled.

Note: User must ensure that the peripherals being powered down should have their clocks disabled in CMU prior to EM23 entry.

On waking up from EM23, EMU\_EM23PERNORETAINSTATUS register indicates if the peripherals were powered down by the system and subsequently locked out from register access. Locking out peripherals prevents users from accidentally using peripherals with configurations at their reset state. EMU\_EM23PERNORETAINCMD allows user to unlock these peripherals and hence grant access to their registers for updating their configurations.

## 10.3.11 Brown Out Detector (BOD)

#### 10.3.11.1 AVDD BOD

The EFR32xG12 Wireless Gecko has a fast response Brown Out Detector (BOD) on AVDD that is always active. This BOD ensures the minimal supply is provided to the AVDD supply (typically also connected to VREGVDD). Once triggered, the BOD will cause the system to reset.

**Note:** In EM4 Hibernate/Shutoff a low power version of the AVDD BOD, called EM4BOD, is available to trigger a reset at level lower than in other energy modes. All other BOD's are disabled during EM4 Hibernate/Shutoff

#### 10.3.11.2 DVDD and DECOUPLE BOD

Additional BODs will monitor DVDD and DECOUPLE during EM0 Active through EM3 Stop. This can cause a reset to the internal logic, but will not cause a power-on reset or reset the EMU or RTCC.

## 10.3.12 Voltage Monitor (VMON)

The EFR32 features an extremely low energy Voltage Monitor (VMON) capable of running down to EM4 Hibernate. Trigger points are preloaded but may be reconfigured.

- AVDD X 2
- DVDD
- · IOVDD0

#### Table 10.6. VMON Events

Feature	Condition	AVDD	DVDD	IOVDD
Hysteresis (separate rise and fall triggers)	-	Yes	-	-
Interrupt	Fall or Rise	Yes	Yes	Yes
Wake-Up from EM4 Hibernate	Fall or Rise	Yes	Yes	Yes

The status of the VMON is reflected in the EMU\_STATUS register.

The status of the sticky interrupt can be found at EMU\_IF. These interrupt flags also serve as the wake-up source of EM4H when the associated RISEWU and FALLWU bits are set. This means that if these flags are set, EM4H entry will result in an immediate wake-up. To prevent this, these must be cleared by software before EM4H entry.

Note that the VMON has offset high hysteresis, specified in the device Data Sheet. For rising edge detection the threshold will be the threshold setting (as described below) + V<sub>VMON HST</sub>, and for falling edge detection the threshold will simply be the threshold setting.

VMON channels are calibrated at two voltages: 1.86 V and 2.98 V. The calibration results (coarse thresholds and fine thresholds for 1.86 V and 2.98 V) are placed in the VMONCAL registers in the DI page. Using these thresholds it is possible to calculate thresholds for the entire supported VMON VDD range, i.e., 1.62 V to 3.4 V. Using the values given in VMONCAL registers, one can calculate  $T_{1.86}$ ,  $T_{2.98}$ ,  $V_a$  and  $V_b$ .

$$\begin{split} T_{1.86} = & (10 \text{ x VMONCALX\_XVDD1V86THRESCOARSE}) + \text{VMONCALX\_XVDD1V86THRESFINE}, \\ T_{2.98} = & (10 \text{ x VMONCALX\_XVDD2V98THRESCOARSE}) + \text{VMONCALX\_XVDD2V98THRESFINE}, \\ V_a = & (1.12) / (T_{2.98} - T_{1.86}), \\ V_b = & 1.86 - (V_a \text{ x T}_{1.86}), \end{split}$$

Figure 10.6. VMON Calibration Equations

Now if it is required to find the coarse and fine thresholds for a certain voltage Y, following equation can be used:

Thres<sub>Y</sub> = 
$$(Y - V_b) / V_a$$
,  
 $Y_{calib}$  =  $(Thres_Y \times V_a) + V_b$ ,

Figure 10.7. VMON Threshold Equations

Thres $_{Y}$  should be rounded to the nearest integer. The least significant digit of the rounded Thres $_{Y}$  gives the fine threshold and remaining digits give the coarse threshold for Y. These can now be programmed in the relevant EMU\_VMONXVDDCTRL register as the coarse and fine thresholds. It may not be possible to set threshold exactly for Y. In that case the closest possible voltage is used.  $Y_{calib}$  gives the value of this closest possible voltage.

Consider the example where it is required to set the AVDD rise threshold to 2.2 V (so Y=2.2 V). This means that the EMU\_VMO-NAVDDCTRL\_RISETHRESCOARSE and EMU\_VMONAVDDCTRL\_RISETHRESFINE need to be programmed. Here are the steps that should be followed:

- Check VMONCAL0 register. It has the VMON AVDD channel calibrated thresholds for 1.86 V and 2.98 V. Lets assume that the following values are present in the associated bitfields:
  - AVDD1V86THRESCOARSE = 3
  - AVDD1V86THRESFINE = 5
  - AVDD2V98THRESCOARSE = 8
  - AVDD2V98THRESFINE = 7

- Using the above numbers and the VMON calibration equations:
  - $T_{1.86} = 35$
  - $T_{2.98} = 87$
  - $V_a = 21.53 \text{ mV}$
  - $V_b = 1.106 V$
- Using the VMON threshold equations (with Y=2.2 V), Thres<sub>Y</sub> = 51 (rounded from 50.8) and Y<sub>calib</sub> = 2.204 V

EMU\_VMONAVDDCTRL\_RISETHRESCOARSE should be programmed to 5 and EMU\_VMONAVDDCTRL\_RISETHRESFINE should be programmed to 1 (since Thres $_{\rm Y}$  = 51). With these programmed values, VMON AVDD rise threshold is set for Y<sub>calib</sub> = 2.204 V, which is the closest programmable threshold.

## 10.3.13 Powering Off SRAM Blocks

SRAM blocks may be powered off using the EMU\_RAMxCTRL RAMPOWERDOWN fields. Selected blocks are powered down in order from the highest to lowest address in each bank. The lowest SRAM block in RAM0 cannot be powered off, and will always remain powered on for proper system functionality. The stack must be located in retained memory. Refer to the EMU\_RAMxCTRL register descriptions for power configuration options and the associated address ranges.

### 10.3.14 Temperature Sensor

EMU provides low energy periodic temperature measurement. A temperature measurement is taken every 250 ms, with the 8-bit result stored in EMU->TEMP register.

Note: The EMU temperature sensor is always running (except in EM4 Shutoff) and is independent from the ADC temperature sensor.

The EMU provides the following features around temperature changes

- · Wake-Up from EM4 Hibernate on Temperature Change
- · Interrupt from High Level Trip
- · Interrupt from Low Level Trip

During production test, the EMU temperature sensor for each device is calibrated at room temperature, with the corresponding calibration temperature and reading stored off in the DI page as follows:

- · DEVINFO->CAL.TEMP: This bitfield contains the temperature in degrees C at calibration
- DEVINFO->EMUTEMP: This register contains the EMU->TEMP reading at the calibration temperature stored in DEVINFO->CAL.TEMP

The current calibrated EMU temperature sensor result from EMU->TEMP may be converted to degrees C using the following equation:

## Figure 10.8. Temperature Calculation

TEMPCO<sub>EMxx</sub> is a temperature coefficient that varies based on the energy mode at the time of the EMU temperature sensor reading:

- TEMPCO<sub>EM01</sub> = 0.278 + (DEVINFO->EMUTEMP) / 100
- TEMPCO<sub>EM234</sub> = 0.268 + (DEVINFO->EMUTEMP) / 100

For maximum accuracy when using the high/low level temperature interrupts, firmware should ensure that TEMPCO<sub>EM234</sub> is used to set the temperature thresholds in EMU->TEMPLIMITS before entering EM2/3/4. Similarly, when exiting EM2/3/4, the temperature thresholds should be updated using TEMPCO<sub>EM01</sub>.

Note that an increasing reading in EMU->TEMP corresponds to a decreasing temperature, and vice-versa. If enabled, the TEMPHIGH High Level Limit in EMU-> TEMPLIMITS causes an interrupt flag on a increasing EMU->TEMP reading (i.e., decreasing temperature). Similarly, the TEMPLOW Low Level Limit causes a interrupt flag on a decreasing EMU->TEMP reading (i.e., increasing temperature).

The EMU temperature sensor accuracy is approximately ±10°C over most of the useable temperature range, but may be +15°C at higher temperatures. Accordingly, any use of the EMU temperature sensor should include margin to account for that accuracy.

## 10.3.15 Registers latched in EM4

The following registers will be latched when entering EM4. After wake-up from EM4, these registers will be reset and require reprogramming prior to writing the EMU\_CMD\_EM4UNLATCH command.

- CMU LFRCOCTRL
- CMU\_LFXOCTRL
- CMU\_LFECLKSEL
- CMU\_LFECLKEN0
- CMU\_LFEPRESC0

## 10.3.16 Register Resets

Each EMU register requires retaining state in various energy modes and power transitions and will consequently need to be reset with a different condition. The following reset conditions will apply to the appropriate set of registers as marked in the Register Description table.

- · Reset with POR or Hard Pin Reset
- · Reset with POR, Hard Pin Reset, or any BOD reset
- Reset with SYSEXTENDEDRESETn
- · Reset with FULLRESETn (default)

If a register field is not marked with a specific reset condition then it is assumed to be reset with FULLRESETn.

# 10.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	EMU_CTRL	RW	Control Register
0x004	EMU_STATUS	R	Status Register
0x008	EMU_LOCK	RWH	Configuration Lock Register
0x00C	EMU_RAM0CTRL	RW	Memory Control Register
0x010	EMU_CMD	W1	Command Register
0x018	EMU_EM4CTRL	RW	EM4 Control Register
0x01C	EMU_TEMPLIMITS	RW	Temperature Limits for Interrupt Generation
0x020	EMU_TEMP	R	Value of Last Temperature Measurement
0x024	EMU_IF	R	Interrupt Flag Register
0x028	EMU_IFS	W1	Interrupt Flag Set Register
0x02C	EMU_IFC	(R)W1	Interrupt Flag Clear Register
0x030	EMU_IEN	RW	Interrupt Enable Register
0x034	EMU_PWRLOCK	RW	Regulator and Supply Lock Register
0x038	EMU_PWRCFG	RW	Power Configuration Register
0x03C	EMU_PWRCTRL	RW	Power Control Register
0x040	EMU_DCDCCTRL	RW	DCDC Control
0x04C	EMU_DCDCMISCCTRL	RW	DCDC Miscellaneous Control Register
0x050	EMU_DCDCZDETCTRL	RW	DCDC Power Train NFET Zero Current Detector Control Register
0x054	EMU_DCDCCLIMCTRL	RW	DCDC Power Train PFET Current Limiter Control Register
0x058	EMU_DCDCLNCOMPCTRL	RW	DCDC Low Noise Compensator Control Register
0x05C	EMU_DCDCLNVCTRL	RWH	DCDC Low Noise Voltage Register
0x064	EMU_DCDCLPVCTRL	RW	DCDC Low Power Voltage Register
0x06C	EMU_DCDCLPCTRL	RW	DCDC Low Power Control Register
0x070	EMU_DCDCLNFREQCTRL	RW	DCDC Low Noise Controller Frequency Control
0x078	EMU_DCDCSYNC	R	DCDC Read Status Register
0x090	EMU_VMONAVDDCTRL	RW	VMON AVDD Channel Control
0x094	EMU_VMONALTAVDDCTRL	RW	Alternate VMON AVDD Channel Control
0x098	EMU_VMONDVDDCTRL	RW	VMON DVDD Channel Control
0x09C	EMU_VMONIO0CTRL	RW	VMON IOVDD0 Channel Control
0x0B4	EMU_RAM1CTRL	RW	Memory Control Register
0x0B8	EMU_RAM2CTRL	RW	Memory Control Register
0x0EC	EMU_DCDCLPEM01CFG	RW	Configuration Bits for Low Power Mode to Be Applied During EM01, This Field is Only Relevant If LP Mode is Used in EM01
0x100	EMU_EM23PERNORETAINCMD	W1	Clears Corresponding Bits in EM23PERNORETAINSTATUS Unlocking Access to Peripheral

Offset	Name	Туре	Description
0x104	EMU_EM23PERNORETAINSTA- TUS	R	Status Indicating If Peripherals Were Powered Down in EM23, Subsequently Locking Access to It
0x108	EMU_EM23PERNORETAINCTRL	RW	When Set Corresponding Peripherals May Get Powered Down in EM23

### 10.5 Register Description

# 10.5.1 EMU\_CTRL - Control Register

Offset				Bit Po	sition									
0x000	33 33 25 25 27 27 27 28	23 24 25 25 23 23 23 24	20 27 27	19 19 19		5 2 5	:   0	ත <sub>හ</sub>	V 9 4		က	2		0
Reset	ω   ω   α   α   α	1 0 0 0	1 0 0	0x0		-   -   -		0X0	12 0 4	Ť			_	
										0	0	0	0	
Access				R&				Z X		_ ₩	R ₩	₽ W	₩	
Name				EM4HVSCALE				EM23VSCALE		EM23VSCALEAUTOWSEN	EM01LD	EM2BODDIS	EM2BLOCK	
Bit	Name	Reset	Access	Description	1									
31:18	Reserved	To ensure co	ompatibility	with future dev	rices, alwa	ays write	bits to	0. Mo	re informat	ion ii	n 1.2	? Coi	nver	_
17:16	EM4HVSCALE	0x0	RW	EM4H Volta	ge Scale									
	Set EM4H voltage. E than that of VSCALE		vill trigger vo	oltage scaling t	to this volt	tage if vo	Itage	scale le	evel in EM4	HVS	SCAI	_E is	les	3
	Value	Mode		Description										_
	0	VSCALE2		Voltage Sca	le Level 2									
	2	VSCALE0		Voltage Sca	le Level 0									
	3	RESV		RESV										_
15:10	Reserved	To ensure co	ompatibility	with future dev	rices, alwa	ays write	bits to	0. Mo	re informat	ion ii	n 1.2	? Coi	nver	-
9:8	EM23VSCALE	0x0	RW	EM23 Volta	ge Scale									
	Set EM23 voltage. E than that of VSCALE		vill trigger vo	oltage scaling t	o this volt	age if vo	ltage :	scale le	evel in EM2	23VS	CAL	E is	less	er
	Value	Mode		Description										
	0	VSCALE2		Voltage Sca	le Level 2									
	2	VSCALE0		Voltage Sca	le Level 0									
	3	RESV		RESV										
7:5	Reserved	To ensure co	ompatibility	with future dev	rices, alwa	ays write	bits to	0. Mo	re informat	ion ii	n 1.2	? Coi	nver	-
4	EM23VSCALEAU- TOWSEN	0	RW	Automatica From EM2				Ram an	d Freque	ıcy t	o W	akeı	ıp	
	With voltage scaling Flash wait states, an ure it prior to EM2/3	d CMU clock fre												

Bit	Name	Reset	Access	Description									
3	EM01LD	0	RW	Reserved for internal use. Do not change.									
	Reserved for intern	al use. Do not c	hange.										
2	EM2BODDIS	0	RW	W Disable BOD in EM2									
	This bit is used to d	lisable BODs to	e BODs to minimize current in EM2. Reset with POR or Hard Pin Reset										
1	EM2BLOCK	0	RW	Energy Mode 2 Block									
	This bit is used to p	revent the MCU	vent the MCU from entering Energy Mode 2 or 3.										
0	Reserved	To ensure c	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions										

### 10.5.2 EMU\_STATUS - Status Register

			- 9.																									
Offset										Bit	t Po	siti	on															
0x004	30 29 28 27	56	25	24	22	7	20	19	8	17	16	15	4	13	12	7	10	2 0	ກ	∞	^	ဖ	2	4	ო	7	-	0
Reset		0	0				0		0	2	OXO									0				0	0	0	0	0
Access		2	2				2		œ	α	۲									<u>~</u>				2	œ	2	22	2
Name		TEMPACTIVE	RACACTIVE				EM4IORET		VSCALEBUSY	H INCOM	VSCALE									VMONFVDD				VMONIO0	VMONDVDD	VMONALTAVDD	VMONAVDD	VMONRDY
Bit	Name		Re	set		Acc	ess	s I	Des	crip	tion																	
31:27	Reserved		To tio	ensure ns	comp	atib	ility	v wit	h fu	ture	dev	rices	s, alv	way	/S W	rite	bits	to	0. I	Мог	re in	fori	nati	on ir	1.2	Co.	nvei	7-
26	TEMPACTIVE		0			R		-	Tem	pera	atur	e M	eas	ure	me	nt A	cti	ve										
	This signal is set d	urin	g El	MU Ten	nperat	ture	me	asu	rem	ent																		
25	RACACTIVE		0			R		ı	Rad	io C	ont	roll	er A	ctiv	ve													
	This bit indicates the status of the RAC state machine. System can not enter EM2 or lower if set.																											
	Value							[	Des	cripti	ion																	_
	0							F	RAC	) is i	n Ol	FF s	state	;														
1 RAC is not								not ii	n O	FF s	tate	е													_			
24:21	Reserved		To tion	ensure ns	comp	oatib	ility	/ wit	h fu	ture	dev	rices	s, alv	way	/S W	rite	bits	to	0. I	Мог	re in	fori	nati	on ir	1.2	Co.	nvei	7-
20	EM4IORET		0			R		ı	IO R	Reter	ntio	n S	tatu	s														
	The status of IO re EM4UNLATCH in																DE i	in E	EMU	J_E	EM4	CT	RL.	Clea	ired	by s	ettir	ng
	Value		Мо	ode				I	Des	cripti	ion																	_
	0		DIS	SABLE	)			ı	IO re	etent	tion	is d	isab	led	l.													_
	1		EN	IABLEC	)			I	IO re	etent	tion	is e	nble	ed.														
19	Reserved		To tion	ensure ns	comp	oatib	oility	/ wit	h fu	ture	dev	rices	s, alv	way	/S W	rite	bits	to	0. I	Mor	re in	fori	nati	on ir	1.2	Co.	nvei	7-
18	VSCALEBUSY		0			R		;	Sys	tem	is E	Bus	y Sc	aliı	ng \	/olta	age											
	Indicates that the system is busy scaling voltage in EM0/1. Writing EM01VSCALE0 or EM01VSCALE2 in EMU_CMD register while this is set will abort the current voltage scaling process and initiate a new one																											
17:16	VSCALE		0x0	0		R		(	Cur	rent	Vol	tag	e Sc	ale	• Va	lue												
	This shows the curexit	rren	t sys	stem vo	Itage	valu	ie. <sup>-</sup>	This	get	s up	date	ed a	fter	VS	CAL	.ED	ON	E ir	nter	rup	t or	on	EM	23 e	xit o	r EN	/4Н	
	Value		Мо	ode				[	Des	cripti	ion																	
	0		VS	CALE2				\	Volta	age S	Sca	le L	evel	2														_
	2		VS	CALE0				,	Volta	age \$	Sca	le L	evel	0														

Bit	Name	Reset	Access	Description
	3	RESV		RESV
15:9	Reserved	To ensure com	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	VMONFVDD	0	R	VMON VDDFLASH Channel
	Indicates the status	of the VDDFLASH	l channel	of the VMON.
7:5	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	VMONIO0	0	R	VMON IOVDD0 Channel
	Indicates the status	of the IOVDD0 ch	annel of th	ne VMON.
3	VMONDVDD	0	R	VMON DVDD Channel
	Indicates the status	of the DVDD chan	nel of the	VMON.
2	VMONALTAVDD	0	R	Alternate VMON AVDD Channel
	Indicates the status	of the Alternate A	/DD chan	nel of the VMON.
1	VMONAVDD	0	R	VMON AVDD Channel
	Indicates the status	of the AVDD chan	nel of the	VMON.
)	VMONRDY	0	R	VMON Ready
	VMON status. When	•		all the enabled channels are ready. When low, it indicates that one or more

#### 10.5.3 EMU\_LOCK - Configuration Lock Register

Offset	Bit Position
0x008	33       34       35       36       37       38       38       48       49       40
Reset	00000×0
Access	RWH
Name	LOCKKEY
Bit	Name Reset Access Description

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Kev

Write any other value than the unlock code to lock all EMU registers, except the interrupt registers and regulator control registers, from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	EMU registers are unlocked
LOCKED	1	EMU registers are locked
Write Operation		
LOCK	0	Lock EMU registers
UNLOCK	0xADE8	Unlock EMU registers

# 10.5.4 EMU\_RAM0CTRL - Memory Control Register

Offset															Ві	it Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•			•	•			•				•							•						•		•		000		
Access																														S		
Name																														RAMPOWERDOWN		

Bit	Name	Reset	Access	Description	
31:4	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conv	/en-
3:0	RAMPOWERDOWN	0x0	RW	RAM0 Blockset Power-down	
	RAM blockset power-	down in EM23 w	vith full acc	ess in EM01. Block 0 may never be powered down.	
	Mode	Value		Description	
	NONE	0x00		None of the RAM blocks powered down	
	BLK4	0x8		Power down RAM blocks 4 and above (address range 0x20010000-0x2001FFFF)	
	BLK3TO4	0xC		Power down RAM blocks 3 and above (address range 0x2000C000-0x2001FFFF)	
	BLK2TO4	0xE		Power down RAM blocks 2 and above (address range 0x20008000-0x2001FFFF)	
	BLK1TO4	0xF		Power down RAM blocks 1 and above (address range 0x20004000-0x2001FFFF)	

### 10.5.5 EMU\_CMD - Command Register

Reset	Offset																Bi	t Po	siti	on														
Access Name	0x010	2	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Name Name	Reset							'	•		'					•	'	'				•				'	<u>'</u>	0		0				0
Name   Value   Value	Access	s																										W W		W 1				W1
	Name																											4		VSCAL				EM4UNLATCH

-				
Bit	Name	Reset	Access	Description
31:7	Reserved	To ensure c	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
6	EM01VSCALE2	0	W1	EM01 Voltage Scale Command to Scale to Voltage Scale Level 2
	Start EM01 voltage 2 followed by an VS	-	-	vel 2. Write to this register will trigger voltage scaling to Voltage Scale Level
5	Reserved	To ensure c	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
4	EM01VSCALE0	0	W1	EM01 Voltage Scale Command to Scale to Voltage Scale Level 0
	Start EM01 voltage 0 followed by an VS			vel 0. Write to this register will trigger voltage scaling to Voltage Scale Level
3:1	Reserved	To ensure c	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EM4UNLATCH	0	W1	EM4 Unlatch
	wakeup, these registion from EM4 to EM	ters will be rese M0, the unlatch	et and can ha command sl	latched in order to maintain constant functionality throughout EM4. Upon ave contradictory values to the latched values. To ensure a seamless transihould be given after properly reconfiguring these latched registers. The uncondition but is only needed after EM4 wakeup.

### 10.5.6 EMU\_EM4CTRL - EM4 Control Register

Offset				Bit Po	sition											
0x018	33 33 24 28 28 28 27 28 28	23 24 25 25 23 23 23 23	20 2	10 14 18	5 4	5 4	7	9 9	, ω	<u></u>	2	4	က	7	_	0
Reset				0x0	'	'			_		OXO	2	0	0	0	0
Access				<b>X</b>							<u> </u>	_	Z.	₩ N	₩	 }
																_
Name				EM4ENTRY							EM4IORETMODE		RETAINULFRCO	RETAINLFXO	RETAINLFRCO	EM4STATE
Bit	Name	Reset	Access	Description	1											
31:18	Reserved	To ensure contions	mpatibility v	vith future dev	rices, al	ways wi	rite b	its to (	0. Mo	re info	rmatio	n in	1.2	Cor	iven	-
17:16	EM4ENTRY	0x0	W1	Energy Mod	de 4 En	try										
	This register is used Energy Mode 4.	to enter the Ene	ergy Mode 4	sequence. W	riting th	ie seque	ence	2,3,2,	3,2,3	,2,3,2	will en	ter t	he p	oart	into	
15:6	Reserved	To ensure contions	mpatibility v	vith future dev	rices, al	ways wi	rite b	its to (	). Mo	re info	rmatio	n in	1.2	Cor	iven	-
5:4	EM4IORETMODE	0x0	RW	EM4 IO Ret	ention I	Disable	)									
	Determine when IO r	etention will be a	applied and	removed.												
	Value	Mode		Description												-
	0	DISABLE		No Retentio	n: Pads	enter re	eset	state v	vhen	enterir	ng EM	4				_
	1	EM4EXIT		Retention th	rough E	M4: Pa	ads er	nter re	set s	tate wh	nen ex	iting	ΙEΝ	14		
	2	SWUNLATCH	1	Retention the ter to remov			d Wal	keup:	softw	are wr	ites Ul	NLA	TCF	H reg	gis-	_
3	RETAINULFRCO	0	RW	ULFRCO R	etain Du	uring E	M4S									
	Retain the ULFRCO ULFRCO will always	•	,		running	ULFRC	O wi	ll be re	etaine	ed in its	s runni	ing s	state	e in l	EM4	
	OLI 1100 Will always	be retained if El	WI43 IAIL I	S IN EM4H.												
2	RETAINLFXO	0	RW	LFXO Retai	n Durin	ng EM4										
2		0	RW	LFXO Retai		•		be ret	ainec	I in its	runnin	g sta	ate	in E	M4.	
1	RETAINLFXO	0	RW	LFXO Retai	y runnin	ig LFXC	D will	be ret	ainec	I in its	runnin	g sta	ate	in E	M4.	
	RETAINLFXO Retain the LFXO upo	0 on EM4(SH/H) ei 0	RW ntry. If set to RW	LFXO Retain 1, an alread	y runnin ain Dur	ig LFXC	O will									 1.
	RETAINLFXO Retain the LFXO upo	0 on EM4(SH/H) ei 0	RW ntry. If set to RW	LFXO Retain 1, an alread	y runnin <b>ain Dur</b> y runnin	ig LFXC ing EM	O will									 1.
1	RETAINLFXO Retain the LFXO upo RETAINLFRCO Retain the LFRCO up	0 on EM4(SH/H) en 0 oon EM4(S/H) en 0 n will enter Hibe	RW  ntry. If set to  RW  ntry. If set to  RW  rnate state when enter	LFXO Retains 1, an alread LFRCO Retains 1, an alread Energy Model (EM4H) when thing in EM4, the second control of the second control	y runnin ain Dur y runnin de 4 Sta n enterir ne regul	ig LFXC ring EM ng LFRC ate	O will  14  CO w  . In E	ill be r	etain	ed in it	s runn or will	ning :	stat	e in	EM4	d
1	RETAINLFXO Retain the LFXO upon RETAINLFRCO Retain the LFRCO upon EM4STATE When set, the system mode allowing for RT	0 on EM4(SH/H) en 0 oon EM4(S/H) en 0 n will enter Hibe	RW  ntry. If set to  RW  ntry. If set to  RW  rnate state when enter	LFXO Retains 1, an alread LFRCO Retains 1, an alread Energy Model (EM4H) when thing in EM4, the second control of the second control	y runnin ain Dur y runnin de 4 Sta n enterir ne regul	ig LFXC ring EM ng LFRC ate	O will  14  CO w  . In E	ill be r	etain	ed in it	s runn or will	ning :	stat	e in	EM4	d
1	RETAINLFXO Retain the LFXO upon RETAINLFRCO Retain the LFRCO upon EM4STATE When set, the system mode allowing for RT Shutoff state (EM4S)	0 on EM4(SH/H) en 0 oon EM4(S/H) en 0 n will enter Hibe CC. Otherwise, . Only reset with	RW  ntry. If set to  RW  ntry. If set to  RW  rnate state when enter	LFXO Retains 1, an alread LFRCO Retains 1, an alread Energy Model (EM4H) when ring in EM4, the ring Pin Reset	y runnin ain Dur y runnin de 4 Sta n enterir ne regul	ig LFXC ring EM ng LFRC ate	O will  14  CO w  . In E	ill be r	etain	ed in it	s runn or will	ning :	stat	e in	EM4	d

#### 10.5.7 EMU\_TEMPLIMITS - Temperature Limits for Interrupt Generation

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		8 8 8 2 8 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8														0				7	L X			•				2	0000			
Access		08 88 25 88 20 00 00 00 00 00 00 00 00 00 00 00 00														₩ M				2	2							2	2			
Name																EM4WUEN																

	_			
Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	EM4WUEN	0	RW	Enable EM4 Wakeup Due to Low/high Temperature
	Enable EM4 wakeup	from low or high	temperatu	ure from EM4H
15:8	TEMPHIGH	0xFF	RW	Temperature High Limit
		during a temper		riodic temperature measurement is equal to or higher than this value. If the surement (TEMPACTIVE=1), the limit update will be delayed until the end of
7:0	TEMPLOW	0x00	RW	Temperature Low Limit

The TEMPLOW interrupt flag is set when a periodic temperature measurement is equal to or lower than this value. If the low limit is changed during a temperature measurement (TEMPACTIVE=1), the limit update will be delayed until the end of the temperature measurement.

#### 10.5.8 EMU\_TEMP - Value of Last Temperature Measurement

Offset															Bi	t Pc	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																												XX^(	<b>X</b>			
Access																												Ω	۷			
Name																												TEMP	L 2 1			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TEMP	0xXX	R	Temperature Measurement

Value of last periodic temperature measurement. Value is asynchronously updated. Value is stable for 250 ms after a temperature-based interrupt (TEMPHIGH, TEMPLOW, or TEMP) and can be read with a single read operation. If register is read not in response to a temperature-based interrupt, multiple readings should be taken until two consecutive values are the same.

# 10.5.9 EMU\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x024	31	30	53	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	ω	7	9	2	4	က	7	_	0
Reset	0	0	0				0	0				0	0	0	0	0	0	0							0	0	0	0	0	0	0	0
Access	22	22	œ				22	22				22	22	22	22	<u>~</u>	œ	22							22	22	22	22	22	<u>~</u>	œ	R
Name	TEMPHIGH	TEMPLOW	TEMP				VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIOORISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me		the value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPLIN																												
31	TE	MPI	HIGH	Н	0 R Temperature High Limit Reached  value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPLII  0 R Temperature Low Limit Reached  value of a periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLIN																											
	Se	t wh	en t	the value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPLII  W 0 R Temperature Low Limit Reached														MIT	S													
30					0 R Temperature High Limit Reached e value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPL  0 R Temperature Low Limit Reached e value of a periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLII  0 R New Temperature Measurement Valid																											
			en t	he	valu	e of		R Temperature High Limit Reached  periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPL  R Temperature Low Limit Reached  periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLI  R New Temperature Measurement Valid														PLIN	ИΙΤ									
29			en s	a ne	0 R Temperature High Limit Reached e value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPLE  0 R Temperature Low Limit Reached e value of a periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLIF  0 R New Temperature Measurement Valid  new periodic temperature measurement is available																											
28:26				Reset Access Description  GH 0 R Temperature High Limit Reached  In the value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPLID  DW 0 R Temperature Low Limit Reached  In the value of a periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLIN  0 R New Temperature Measurement Valid  In a new periodic temperature measurement is available  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLING  In a new pe														Cor	nver	)-												
25	VS	CAL	ED	ON	E		0				R		,	Volt	age	Sca	ale S	Step	s D	one	IRO	2										
	clo	Reset Access Description  EMPHIGH 0 R Temperature High Limit Reached  et when the value of a periodic temperature measurement is higher or equal than TEMPHIGH in EMU_TEMPLIMI  EMPLOW 0 R Temperature Low Limit Reached  et when the value of a periodic temperature measurement is lower or equal than TEMPHIGH in EMU_TEMPLIMIT  EMP 0 R New Temperature Measurement Valid  et when a new periodic temperature measurement is available  esserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  SCALEDONE 0 R Voltage Scale Steps Done IRQ  fill be set when all the steps needed for voltage scaling is done. For voltage upgrade, the software can start incomposition of BOD levels and regultor controls, but voltage drop may take lot longer due to load current																														
24	EM	123V	VAK	ŒU	IP		0				R		1	Wak	eup	IRO	Q Fr	om	EM	l2 aı	nd E	М3										
					en tl												nis ir	nterr	upt	car	be	use	d to	run	initia	aliza	tion	cod	le ne	eed <sup>•</sup>	to	
23:21	Re	serv	red				To tio		ure	con	npati	bility	/ wit	h fu	ture	dev	rices	s, alı	way	/S WI	rite k	oits t	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	nver	)-
20	DC	DCI	INB	ΥP	ASS		0				R		ı	DCE	C is	s in	Вур	ass	•													
	-				/pas																											
19					ININ		0				R 						Rui		_													
40					t one			CDC	c reg	gula		as s																				
18					ININ t ond		0 e Di	CDC	: rec	בווור	R tor h	ae e					<b>Ru</b> ı I P r		•													
17	NF	ETC		RC	UR-	.e tii	0		, 166	juia	R	ias s					ent L			it												
	Re	serv	ed f	for i	inter	nal ເ	ıse.																									

Bit	Name	Reset	Access	Description
16	PFETOVERCUR- RENTLIMIT	0	R	PFET Current Limit Hit
	Reserved for internal	use.		
15	VMONFVDDRISE	0	R	VMON VDDFLASH Channel Rise
	A rising edge on VMC	ON VDDFLASH	channel ha	s been detected.
14	VMONFVDDFALL	0	R	VMON VDDFLASH Channel Fall
	A falling edge on VM	ON VDDFLASH	channel ha	as been detected.
13:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	R	VMON IOVDD0 Channel Rise
	A rising edge on VMC	ON IOVDD0 cha	nnel has be	een detected.
6	VMONIO0FALL	0	R	VMON IOVDD0 Channel Fall
	A falling edge on VM	ON IOVDD0 cha	annel has b	een detected.
5	VMONDVDDRISE	0	R	VMON DVDD Channel Rise
	A rising edge on VMC	ON DVDD chanr	nel has bee	n detected.
4	VMONDVDDFALL	0	R	VMON DVDD Channel Fall
	A falling edge on VM	ON DVDD chan	nel has bee	en detected.
3	VMONALTAVDDRISE	0	R	Alternate VMON AVDD Channel Rise
	A rising edge on Alter	rnate VMON AV	DD channe	el has been detected.
2	VMONALTAVDDFALL	_ 0	R	Alternate VMON AVDD Channel Fall
	A falling edge on Alte	rnate VMON AV	DD channe	el has been detected.
1	VMONAVDDRISE	0	R	VMON AVDD Channel Rise
	A rising edge on VMC	ON AVDD chann	el has bee	n detected.
0	VMONAVDDFALL	0	R	VMON AVDD Channel Fall
	A falling edge on VM	ON AVDD chanr	nel has bee	en detected.
	A falling edge on VM	ON AVDD chanr	nel has bee	en detected

### 10.5.10 EMU\_IFS - Interrupt Flag Set Register

Offset														Bi	t Po	siti	on														
0x028	31	30	29	28	27	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset	0	0	0		'	0	0				0	0	0	0	0	0	0							0	0	0	0	0	0	0	0
Access	W	W M	W W			N Y	W				×	W1	W W	W W	W W	W1	W W							W W	W W	W	W	W	W1	W1	M
Name	TEMPHIGH	TEMPLOW	TEMP			VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIOORISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me				Re	set			Acc	ess	s I	Des	crip	tion																
31	Name       Reset       Access       Description         TEMPHIGH       0       W1       Set TEMPHIGH Interrupt Flag         Write 1 to set the TEMPHIGH interrupt flag       W1       Set TEMPLOW Interrupt Flag         Write 1 to set the TEMPLOW interrupt flag       W1       Set TEMP Interrupt Flag         Write 1 to set the TEMP interrupt flag       Write 1 to set the TEMP interrupt flag         Reserved       To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions         VSCALEDONE       0       W1       Set VSCALEDONE Interrupt Flag																														
30		Name Reset Access Description  TEMPHIGH 0 W1 Set TEMPHIGH Interrupt Flag  Write 1 to set the TEMPHIGH interrupt flag  TEMPLOW 0 W1 Set TEMPLOW Interrupt Flag  Write 1 to set the TEMPLOW interrupt flag  TEMP 0 W1 Set TEMP Interrupt Flag  Write 1 to set the TEMP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convitions																													
00		Name         Reset         Access         Description           TEMPHIGH         0         W1         Set TEMPHIGH Interrupt Flag           Write 1 to set the TEMPHIGH interrupt flag         TEMPLOW         0         W1         Set TEMPLOW Interrupt Flag           Write 1 to set the TEMPLOW interrupt flag           Write 1 to set the TEMP interrupt flag         Write 1 to set the TEMP interrupt flag           Reserved         To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions           VSCALEDONE         0         W1         Set VSCALEDONE Interrupt Flag           Write 1 to set the VSCALEDONE interrupt flag         EM23WAKEUP         0         W1         Set EM23WAKEUP Interrupt Flag           Write 1 to set the EM23WAKEUP interrupt flag																													
29	TE	Name Reset Access Description  TEMPHIGH 0 W1 Set TEMPHIGH Interrupt Flag  Write 1 to set the TEMPHIGH interrupt flag  TEMPLOW 0 W1 Set TEMPLOW Interrupt Flag  Write 1 to set the TEMPLOW interrupt flag  TEMP 0 W1 Set TEMP Interrupt Flag  Write 1 to set the TEMP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  VSCALEDONE 0 W1 Set VSCALEDONE Interrupt Flag  Write 1 to set the VSCALEDONE interrupt flag  EM23WAKEUP 0 W1 Set EM23WAKEUP Interrupt Flag  Write 1 to set the EM23WAKEUP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions																													
	Wr	ite 1	to s	set th	e TEN	/IP in	terru	upt f	ag																						
28:26	Re	Name Reset Access Description  TEMPHIGH 0 W1 Set TEMPHIGH Interrupt Flag  Write 1 to set the TEMPHIGH interrupt flag  TEMPLOW 0 W1 Set TEMPLOW Interrupt Flag  Write 1 to set the TEMPLOW interrupt flag  TEMP 0 W1 Set TEMP Interrupt Flag  Write 1 to set the TEMP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  VSCALEDONE 0 W1 Set VSCALEDONE Interrupt Flag  Write 1 to set the VSCALEDONE interrupt flag  EM23WAKEUP 0 W1 Set EM23WAKEUP Interrupt Flag  Write 1 to set the EM23WAKEUP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions														nven	)-														
25	VS	Name Reset Access Description  TEMPHIGH 0 W1 Set TEMPHIGH Interrupt Flag  Write 1 to set the TEMPHIGH interrupt flag  TEMPLOW 0 W1 Set TEMPLOW Interrupt Flag  Write 1 to set the TEMPLOW interrupt flag  TEMP 0 W1 Set TEMP Interrupt Flag  Write 1 to set the TEMP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  VSCALEDONE 0 W1 Set VSCALEDONE Interrupt Flag  Write 1 to set the VSCALEDONE interrupt flag  EM23WAKEUP 0 W1 Set EM23WAKEUP Interrupt Flag  Write 1 to set the EM23WAKEUP interrupt flag  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions																													
	Name       Reset       Access       Description         TEMPHIGH       0       W1       Set TEMPHIGH Interrupt Flag         Write 1 to set the TEMPHIGH interrupt flag       W1       Set TEMPLOW Interrupt Flag         TEMPLOW       0       W1       Set TEMPLOW Interrupt Flag         TEMP       0       W1       Set TEMP Interrupt Flag         Write 1 to set the TEMP interrupt flag       W1       Set VSCALEDONE Interrupt Flag         VSCALEDONE       0       W1       Set VSCALEDONE Interrupt Flag         Write 1 to set the VSCALEDONE interrupt flag       EM23WAKEUP       0       W1       Set EM23WAKEUP Interrupt Flag         Write 1 to set the EM23WAKEUP interrupt flag       To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions																														
24	ΕM	123V	VAK	EUP		0				W1		;	Set	EM2	23W	AK	EUP	Inte	erru	pt F	lag										
				set th	e EM																				_						
23:21	Re	serv	ed/					ure (	com	patib	ility	wit.	h fu	ture	dev	rices	s, alı	vays	s wri	te b	its t	0 0.	Mor	re in	forn	natio	on in	1.2	Coi	nven	)-
20	DC	DCI	INB	YPAS	S	0				W1		;	Set	DC	OCIN	NBY	PAS	SS In	nter	rupt	t Fla	g									
	Wr	ite 1	to s	set th	e DCI	OCIN	IBYF	PAS	S inte	errup	t fl	ag																			
19														DC	OCL	NR	JNN	IING	Int	erru	ıpt F	lag									
							NRU	NNI	NG i		upt																				
18				UNN		0				W1				DCI	OCL	PRU	JNN	ING	Inte	erru	ipt F	lag									
17	NF	ETC	DVE	RCU	e DCI R-	0	RU	ININI	NG I	w1	upı			NFE	TO'	VER	CU	RRE	ENTI	_IMI	IT In	iterr	upt	Fla	g						
			·IMI		o NIET	TO'	/ED			יו ודו.	\ <i> </i>	[ int	orr: ·	nt fl	20																
16	PF	ETC		RCU	e NFE R-	0	/ EK			W1	IVII I					VER	CUI	RRE	NTI	-IMI	IT In	terr	upt	Fla	g						
					e PFE	ΕΤΟ\	/ER	CUR	REN	NTLIN	MIT	inte	erru	pt fla	ag																
														-																	

Bit	Name	Reset	Access	Description
15	VMONFVDDRISE	0	W1	Set VMONFVDDRISE Interrupt Flag
	Write 1 to set the VM	ONFVDDRISE i	nterrupt fla	9
14	VMONFVDDFALL	0	W1	Set VMONFVDDFALL Interrupt Flag
	Write 1 to set the VM	ONFVDDFALL i	nterrupt fla	9
13:8	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	W1	Set VMONIO0RISE Interrupt Flag
	Write 1 to set the VM	ONIO0RISE inte	errupt flag	
6	VMONIO0FALL	0	W1	Set VMONIO0FALL Interrupt Flag
	Write 1 to set the VM	ONIO0FALL inte	errupt flag	
5	VMONDVDDRISE	0	W1	Set VMONDVDDRISE Interrupt Flag
	Write 1 to set the VM	ONDVDDRISE i	interrupt fla	9
4	VMONDVDDFALL	0	W1	Set VMONDVDDFALL Interrupt Flag
	Write 1 to set the VM	ONDVDDFALL i	interrupt fla	g
3	VMONALTAVDDRISE	0	W1	Set VMONALTAVDDRISE Interrupt Flag
	Write 1 to set the VM	ONALTAVDDRI	SE interrup	t flag
2	VMONALTAVDDFALL	_ 0	W1	Set VMONALTAVDDFALL Interrupt Flag
	Write 1 to set the VM	ONALTAVDDFA	LL interrup	t flag
1	VMONAVDDRISE	0	W1	Set VMONAVDDRISE Interrupt Flag
	Write 1 to set the VM	ONAVDDRISE i	nterrupt fla	9
0	VMONAVDDFALL	0	W1	Set VMONAVDDFALL Interrupt Flag
	Write 1 to set the VM	ONAVDDFALL i	nterrupt fla	9

### 10.5.11 EMU\_IFC - Interrupt Flag Clear Register

Offset														Bi	t Po	siti	on														
0x02C	31	30	29	28	7 28	25	24	23	22	27	2	19	18	17	16	15	4	13	12	7	9	6	ω	7	9	2	4	က	2	1	0
Reset	0	0	0	Reset Access Description  Reset Reading returns the value of the IF and clears the corresponding interrefeature must be enabled globally in MSC.).  Reset Access Description  Reset Reset Descripti														0	0	0											
Access	(R)W1	(R)W1	(R)W1		Reset Access Description  O (R)W1 Clear TEMPHIGH Interrupt Flag  TEMPLOW Interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt to the enabled globally in MSC.).  O (R)W1 Clear TEMP Interrupt Flag  TEMPLOW Interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt to enabled globally in MSC.).  O (R)W1 Clear TEMP Interrupt Flag  TEMPLOW Interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt to enabled globally in MSC.).  O (R)W1 Clear TEMP Interrupt Flag  TEMPLOW Interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt to enabled globally in MSC.).  O (R)W1 Clear TEMP Interrupt Flag  TEMPLOW Interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt to enabled globally in MSC.).  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  O (R)W1 Clear EM23WAKEUP Interrupt Flag  The EM23WAKEUP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt enabled globally in MSC.).  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions														(R)W1	(R)W1											
Name	TEMPHIGH	TEMPLOW	TEMP			VSCALEDONE	EM23WAKEUP				UCUCINBITASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIO0RISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	EMPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag  Write 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interraction (This feature must be enabled globally in MSC.).																													
31	TE	Itame  Reset  Access  Description  Clear TEMPHIGH Interrupt Flag  Write 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interrags (This feature must be enabled globally in MSC.).  CEMPLOW  0  (R)W1  Clear TEMPLOW Interrupt Flag																													
		Name  Reset Access Description  TEMPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag  Write 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interflags (This feature must be enabled globally in MSC.).  TEMPLOW 0 (R)W1 Clear TEMPLOW Interrupt Flag  Write 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding interflags (This feature must be enabled globally in MSC.).  TEMP 0 (R)W1 Clear TEMP Interrupt Flag  Write 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flag to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flag this feature must be enabled globally in MSC.).														terr	upt														
30	TE	Name Reset Access Description  TEMPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag  Write 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interrupts (This feature must be enabled globally in MSC.).  TEMPLOW 0 (R)W1 Clear TEMPLOW Interrupt Flag  Write 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding interrupts (This feature must be enabled globally in MSC.).  TEMP 0 (R)W1 Clear TEMP Interrupt Flag  Write 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flag.																													
		Access Description  EMPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag  (rite 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interestings (This feature must be enabled globally in MSC.).  EMPLOW 0 (R)W1 Clear TEMPLOW Interrupt Flag  (rite 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding interestings (This feature must be enabled globally in MSC.).  EMP 0 (R)W1 Clear TEMP Interrupt Flag  (rite 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt fritis feature must be enabled globally in MSC.).  EMP 0 (R)W1 Clear TEMP Interrupt Flag  (rite 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt fritis feature must be enabled globally in MSC.).  Exercise To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Continues.														terru	ıpt														
29	TE	me Reset Access Description  MPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag  Ite 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interior (S) (This feature must be enabled globally in MSC.).  MPLOW 0 (R)W1 Clear TEMPLOW Interrupt Flag  Ite 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding interior (This feature must be enabled globally in MSC.).  MP 0 (R)W1 Clear TEMP Interrupt Flag  Ite 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt is feature must be enabled globally in MSC.).  Served To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Clear VSCALEDONE 0 (R)W1 Clear VSCALEDONE Interrupt Flag  Ite 1 to clear the VSCALEDONE interrupt flag. Reading returns the value of the IF and clears the corresponding																													
		Reset Access Description  EMPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag  rite 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding integroups (This feature must be enabled globally in MSC.).  EMPLOW 0 (R)W1 Clear TEMPLOW Interrupt Flag  rite 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding integroups (This feature must be enabled globally in MSC.).  EMP 0 (R)W1 Clear TEMP Interrupt Flag  rite 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt his feature must be enabled globally in MSC.).  Exerved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Clear VSCALEDONE    To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Clear VSCALEDONE Interrupt Flag  rite 1 to clear the VSCALEDONE interrupt flag. Reading returns the value of the IF and clears the corresponding groups (This feature must be enabled globally in MSC.).  Clear EM23WAKEUP Interrupt Flag														ot fla	ıgs														
28:26	Re	MPHIGH 0 (R)W1 Clear TEMPHIGH Interrupt Flag ite 1 to clear the TEMPHIGH interrupt flag. Reading returns the value of the IF and clears the corresponding interpolar flag. (This feature must be enabled globally in MSC.).  MPLOW 0 (R)W1 Clear TEMPLOW Interrupt Flag ite 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding interpolar flag. (This feature must be enabled globally in MSC.).  MP 0 (R)W1 Clear TEMP Interrupt Flag ite 1 to clear the TEMP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt fis feature must be enabled globally in MSC.).  Served To ensure compatibility with future devices, always write bits to 0. More information in 1.2 (Secondary of the IF) and clears the corresponding interrupt flag. (This feature must be enabled globally in MSC.).  CALEDONE 0 (R)W1 Clear VSCALEDONE Interrupt Flag ite 1 to clear the VSCALEDONE interrupt flag. Reading returns the value of the IF and clears the corresponding growths feature must be enabled globally in MSC.).  123WAKEUP 0 (R)W1 Clear EM23WAKEUP Interrupt Flag ite 1 to clear the EM23WAKEUP interrupt flag. Reading returns the value of the IF and clears the corresponding growths feature must be enabled globally in MSC.).														Cor	nven	1-													
25	VS	CAL	.ED	ONE		0				(R)W	/1	(	Clea	ır V	SCA	LE	OON	IE I	nte	rup	t Fl	ag									
															reti	urns	the	val	lue d	of the	e IF	and	l clea	ars t	he c	orre	spo	ndir	ıg in	terru	ıpt
24	ΕM	123V	VAK	EUP		0				(R)W	/1	(	Clea	ır El	M23	WA	KEL	JP I	Inte	rup	t FI	ag									
															ret	urns	the	val	lue (	of the	e IF	and	d cle	ars t	he c	corre	espo	ndir	ng in	terrı	upt
23:21	Re	serv	red					ure d	comp	atibi	lity	witi	h fu	ture	dev	rices	s, alv	way	/S W	rite k	oits	to 0	. Mo	re in	forn	natic	on in	1.2	Cor	nven	1-
20	DC	DCI	NΒ\	/PASS	3	0				(R)W	/1	(	Clea	ır D	CDC	CINE	3YP/	ASS	S In	terru	ıpt	Flag	3								
				clear the This fe												etur	ns tl	he v	valu	e of	the	IF a	nd c	lear	s the	e co	rres	pond	ding	inte	r-
19	DC	DCI	NR	UNNI	NG	0				(R)W	/1	(	Clea	ır D	CDC	CLN	RUN	NNI	NG	Inte	rrup	ot F	ag								
				lear tl igs (Tl													urns	s the	e va	lue	of th	ne IF	and	d cle	ars	the	corr	espo	ndiı	ng	
18	DC	DCI	PR	UNNII	NG	0				(R)W	/1	(	Clea	ır D	CDC	LPI	RUN	INI	NG	Inte	rrup	t F	ag								
				clear the												g ret	urns	s the	e va	lue (	of th	ne IF	and	d cle	ars t	the o	corre	espo	ndir	ng ir	1-

Bit	Name	Reset	Access	Description
17	NFETOVERCUR- RENTLIMIT	0	(R)W1	Clear NFETOVERCURRENTLIMIT Interrupt Flag
				T interrupt flag. Reading returns the value of the IF and clears the correnabled globally in MSC.).
16	PFETOVERCUR- RENTLIMIT	0	(R)W1	Clear PFETOVERCURRENTLIMIT Interrupt Flag
				T interrupt flag. Reading returns the value of the IF and clears the correnabled globally in MSC.).
15	VMONFVDDRISE	0	(R)W1	Clear VMONFVDDRISE Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding inter-y in MSC.).
14	VMONFVDDFALL	0	(R)W1	Clear VMONFVDDFALL Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding inter-y in MSC.).
13:8	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	(R)W1	Clear VMONIO0RISE Interrupt Flag
	Write 1 to clear the \flags (This feature m			g. Reading returns the value of the IF and clears the corresponding interrupt MSC.).
6	VMONIO0FALL	0	(R)W1	Clear VMONIO0FALL Interrupt Flag
	Write 1 to clear the \flags (This feature m			g. Reading returns the value of the IF and clears the corresponding interrupt MSC.).
5	VMONDVDDRISE	0	(R)W1	Clear VMONDVDDRISE Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
4	VMONDVDDFALL	0	(R)W1	Clear VMONDVDDFALL Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
3	VMONALTAVDDRIS	E 0	(R)W1	Clear VMONALTAVDDRISE Interrupt Flag
	Write 1 to clear the \interrupt flags (This t			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
2	VMONALTAVDDFAL	L 0	(R)W1	Clear VMONALTAVDDFALL Interrupt Flag
	Write 1 to clear the \interrupt flags (This f			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
1	VMONAVDDRISE	0	(R)W1	Clear VMONAVDDRISE Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding inter-y in MSC.).
0	VMONAVDDFALL	0	(R)W1	Clear VMONAVDDFALL Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding inter-y in MSC.).

### 10.5.12 EMU\_IEN - Interrupt Enable Register

Offset														Bi	t Po	siti	on														
0x030	31	30	29	28	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	-	0
Reset	0	0	0	•	,	0	0				0	0	0	0	0	0	0					·		0	0	0	0	0	0	0	0
Access	₽	₩ N	₩			₹ S	₽				₽	₩	₽	₩	₹	₩	₩							₩	₩ M	S N	₩ N	S N	₩	RW	RW
Name	TEMPHIGH	TEMPLOW	TEMP			VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIOORISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me				Re	set			Acc	es																				
31						0					,	•	TEM	IPHI	IGH	Inte	erru	pt E	nak	ole											
30		Name       Reset       Access       Description         TEMPHIGH       0       RW       TEMPHIGH Interrupt Enable         Enable/disable the TEMPHIGH interrupt       TEMPLOW       0       RW       TEMPLOW Interrupt Enable         Enable/disable the TEMPLOW interrupt       TEMP Interrupt Enable         Enable/disable the TEMP interrupt																													
30		Name     Reset     Access     Description       TEMPHIGH     0     RW     TEMPHIGH Interrupt Enable       Enable/disable the TEMPHIGH interrupt     TEMPLOW Interrupt Enable       Enable/disable the TEMPLOW interrupt       TEMP     0     RW     TEMP Interrupt Enable																													
29											,	•	TEM	IP Ir	nter	rupt	En	able	•												
	En	able	/disa	able th	e TE	MP	inter	rupt																							
28:26	Re	Name Reset Access Description  TEMPHIGH 0 RW TEMPHIGH Interrupt Enable  Enable/disable the TEMPHIGH interrupt  TEMPLOW 0 RW TEMPLOW Interrupt Enable  Enable/disable the TEMPLOW interrupt  TEMP 0 RW TEMP Interrupt Enable  Enable/disable the TEMP interrupt  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  VSCALEDONE 0 RW VSCALEDONE Interrupt Enable  Enable/disable the VSCALEDONE interrupt  EM23WAKEUP 0 RW EM23WAKEUP Interrupt Enable  Enable/disable the EM23WAKEUP interrupt  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contains  Temploon Templo														Coi	nver	)-													
25	VS	CAL	ED	ONE		0				RW	,	•	vsc	ALE	EDC	NE	Inte	erru	pt E	nab	le										
					e VS		.ED(	ONE	inte								_														
24					o EN/		V A IZ		inte				EM2	23W	AKE	EUP	Inte	erru	pt E	nab	le										
23:21				able tri	e civ	То	ens					/ wit	h fu	ture	dev	rices	, alı	way	s WI	ite b	its to	0. 1	Mor	re in	forn	natic	n in	1.2	Cor	nven	)-
20	DC	DCI	NB	/PASS	;	0				RW	,	ı	DCE	CIN	IBY	PAS	S Ir	nter	rup	En	able										
	En	able	/disa	able th	e DC	DCI	NBY	/PAS	SS ir	nterr	upt																				
19	DC	DCI	LNR	UNNI	1G	0				RW	,	ı	DCE	CLI	NRU	JNN	ING	Int	errı	ıpt E	Enab	le									
				able th			NR	UNN	IING																						
18				UNNIN		0				RW			DCE	CLI	PRL	JNN	ING	Int	erru	pt E	nab	le									
17				able th		DCI 0	-PR	UNN	IING	RW			NEE	TO	/ED	CIII	OD E	NIT	I IM	IT In	torr	unt	Ens	hlo							
17		NTL			-	U				1111		ļ	14F E		, EK	JUU	VIVE	-14 [	<b>∟11V</b> 1		iterr	αρι Ι	∟11¢	ini6							
	En	able	/disa	able th	e NF	ETC	VE	RCU	RRE	ENT	LIM	IIT ir	nterr	upt																	
16		ETC		RCUR T		0				RW	,	ı	PFE	TΟ\	/ER	CUF	RRE	NTI	LIM	T In	terr	upt l	Ena	ble							
	En	able	/disa	able th	e PF	ETC	VEF	RCU	RRE	ENT	LIM	IT ir	nterr	upt																	

Bit	Name	Reset	Access	Description
15	VMONFVDDRISE	0	RW	VMONFVDDRISE Interrupt Enable
	Enable/disable the VI	MONFVDDRISE	interrupt	
14	VMONFVDDFALL	0	RW	VMONFVDDFALL Interrupt Enable
	Enable/disable the VI	MONFVDDFALL	interrupt	
13:8	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	RW	VMONIO0RISE Interrupt Enable
	Enable/disable the VI	MONIO0RISE in	terrupt	
6	VMONIO0FALL	0	RW	VMONIO0FALL Interrupt Enable
	Enable/disable the VI	MONIO0FALL in	terrupt	
5	VMONDVDDRISE	0	RW	VMONDVDDRISE Interrupt Enable
	Enable/disable the VI	MONDVDDRISE	interrupt	
4	VMONDVDDFALL	0	RW	VMONDVDDFALL Interrupt Enable
	Enable/disable the VI	MONDVDDFALL	_ interrupt	
3	VMONALTAVDDRISE	0	RW	VMONALTAVDDRISE Interrupt Enable
	Enable/disable the VI	MONALTAVDDF	RISE interru	pt
2	VMONALTAVDDFALL	_ 0	RW	VMONALTAVDDFALL Interrupt Enable
	Enable/disable the VI	MONALTAVDDF	ALL interru	pt
1	VMONAVDDRISE	0	RW	VMONAVDDRISE Interrupt Enable
	Enable/disable the VI	MONAVDDRISE	interrupt	
0	VMONAVDDFALL	0	RW	VMONAVDDFALL Interrupt Enable
	Enable/disable the VI	MONAVDDFALL	. interrupt	

#### 10.5.13 EMU\_PWRLOCK - Regulator and Supply Lock Register

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			•		•	•		•				•		•		•									000000			•				
Access																								Š	Ž							
Name																								\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LOCAN							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RW	Regulator and Supply Configuration Lock Key

Write any other value than the unlock code to lock all regulator control registers, from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled. Registers that are locked: PWRCFG, PWRCTRL and DCDC\* registers.

Mode	Value	Description
Read Operation		
UNLOCKED	0	EMU Regulator registers are unlocked
LOCKED	1	EMU Regulator registers are locked
Write Operation		
LOCK	0	Lock EMU Regulator registers
UNLOCK	0xADE8	Unlock EMU Regulator registers

# 10.5.14 EMU\_PWRCFG - Power Configuration Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	_	0
Reset		•	•	•		•	•			•	•	•		•		•		•				•	•			•	•	•		0XO	2	
Access																														Z N		
Name																														PWRCFG	)	
																																_

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	PWRCFG	0x0	RW	Power Configuration
		atch the external pov ter is locked until PV		ration. This field can only be written once from its default value. The configured.
	Value	Mode		Description
	0	UNCONFIGU	IRED	Power up configuration. Works with any external configuration.
	2	DCDCTODV	DD	DCDC is enabled and routed to DVDD.

# 10.5.15 EMU\_PWRCTRL - Power Control Register

Offset														В	it P	ositi	on														
0x03C	33	29	28	27	26	25	24	23	22	72	20	9	2 8	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	ဗ	7	~ c	_ >
Reset										1									0		0					0					
Access																			₩		₩					S.					
Name																			DVDDBODDIS		REGPWRSEL					ANASW					
Bit	Name					Res	set			Ac	ces	s	Des	crip	tio	n															
31:13	Reser	ved				To d		ure (	con	npati	ibility	y w	ith fu	ıture	de	vices	s, alı	ways	s wr	ite b	its t	o 0.	Mor	re in	forn	natic	n in	1.2	Con	iven-	
12	DVDD	BOD	DIS			0				RV	V		DVI	DD E	300	) Dis	abl	е													
	Set to	prev	ent D	DVD	D E	BOD	fror	n ca	ausi	ing a	res	et.																			_
11	Reser	ved				To d		ure (	con	npati	ibility	y w	rith fu	ıture	de	vices	s, alı	ways	s wr	ite b	its t	o 0.	Mor	re in	forn	natic	n in	1.2	Con	iven-	
10	REGP	WRS	SEL			0				RV	V		Thi	s Fie	eld	Sele	cts	the	Inpu	ut S	ирр	ly P	in fo	or th	ne D	igit	al Li	DO			
	Deterr	nines	s the	pov	wer	sup	ply i	npu	t us	ed b	y th	e E	Digita	I LD	Ο.	Rese	et wi	th P	OR,	Har	rd P	in R	eset	t, or	ВО	D R	eset				
	Value					Мо	de						Des	crip	tion																
	0					AVI	DD									pin is this					the o	digit	al Li	00.	LDO	O cu	rren	t is li	mite	ed	
	1					DV	DD						RE															hould			
9:6	Reser	ved				To d		ure (	con	npati	ibility	y w	rith fu	ıture	de	vices	s, alı	ways	s wr	ite b	its t	o 0.	Mor	re in	forn	natic	n in	1.2	Con	iven-	
5	ANAS	W				0				RV	V		Ana	log	Sw	itch	Sel	ectio	on												_
	Deterr LFRC DCDC	O, L	FXO,	, HI	FRC	CO,	AU)	XHF	RC	Ю, Ъ	VMC	DN,	IDA	۸C,	and	AD	C).														
	Value					Мо	de						Des	crip	tion																
	0					AVI	DD						Sele	ect A	VD	D as	the	ana	log	pow	er s	upp	ly								
	1					DV	DD						Sele	ect D	VD	D as	the	ana	alog	pow	ver s	supp	ly								
4:0	Reser	ved				To d		ure (	con	npati	ibility	y w	ith fu	iture	de	vices	s, alı	ways	s wr	ite b	its t	o 0.	Mor	re in	forn	natic	n in	1.2	Con	iven-	

### 10.5.16 EMU\_DCDCCTRL - DCDC Control

Offset				Bit Position	
0x040	30 30 28 28 27 27 26	23 24 25 25 23 23 25 25 25 25 25 25 25 25 25 25 25 25 25	20 20 149	2 8 C 0 0 0 0 1 7 1 2 2 4 E C C C C C C C C C C C C C C C C C C	0
Reset				XO	;
Access				N	:
				4 6 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2	
					ļ
Name				MOF MOF	) :
				DCDCMODEEM4 DCDCMODE EM23 DCDCMODE	i )
					l
Bit	Name	Reset	Access	Description	
31:6	Reserved	To ensure comp tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-	-
5	DCDCMODEEM4	1	RW	DCDC Mode EM4H	
	Determines the DCD0 BOD Reset.	C mode in EM4H.	. This bit is	s ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Reset, or	
	Value	Mode		Description	_
	0	EM4SW		DCDC mode is according to DCDCMODE field.	-
	1	EM4LOWPOW	ER	DCDC mode is low power.	
					_
4	DCDCMODEEM23	1	RW	DCDC Mode EM23	
4				DCDC Mode EM23  This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re-	<del>-</del>
4	Determines the DCD0				<u>-</u>
4	Determines the DCD0 set, or BOD Reset.	C mode in EM2 ar		This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re-	- - -
4	Determines the DCD0 set, or BOD Reset.  Value	C mode in EM2 ar	nd EM3. 1	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description	<u>-</u> - -
3:2	Determines the DCD0 set, or BOD Reset.  Value  0	Mode  EM23SW  EM23LOWPOV	nd EM3. 1	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description  DCDC mode is according to DCDCMODE field.	- - -
	Determines the DCD0 set, or BOD Reset.  Value  0 1	Mode EM23SW EM23LOWPOV To ensure comptions	nd EM3. 1	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.	- - -
3:2	Determines the DCD0 set, or BOD Reset.  Value  0  1  Reserved  DCDCMODE	Mode  EM23SW  EM23LOWPOV  To ensure comptions  0x3	NER  patibility w	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.  with future devices, always write bits to 0. More information in 1.2 Conven-	- - -
3:2	Determines the DCD0 set, or BOD Reset.  Value  0  1  Reserved  DCDCMODE	Mode  EM23SW  EM23LOWPOV  To ensure comptions  0x3	NER  patibility w	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.  with future devices, always write bits to 0. More information in 1.2 Conven- Regulator Mode	- - -
3:2	Determines the DCDC set, or BOD Reset.  Value  0  1  Reserved  DCDCMODE  Determines the operations and the properties of	Mode EM23SW EM23LOWPOV To ensure comptions 0x3	NER  patibility w	Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.  With future devices, always write bits to 0. More information in 1.2 Conventional Regulator Mode  gulator. Reset with POR, Hard Pin Reset, or BOD Reset.  Description  DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and	- - -
3:2	Determines the DCD0 set, or BOD Reset.  Value  0  1  Reserved  DCDCMODE  Determines the operators and the operators are also as a set of the content of the	Mode  EM23SW  EM23LOWPOV  To ensure comptions  0x3  atting mode of the  Mode	NER  patibility w	Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.  With future devices, always write bits to 0. More information in 1.2 Conventional Regulator Mode  gulator. Reset with POR, Hard Pin Reset, or BOD Reset.  Description  DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and DVDD supplies.	- - -
3:2	Determines the DCD0 set, or BOD Reset.  Value  0  1  Reserved  DCDCMODE  Determines the operation of the property of the prope	Mode  EM23SW  EM23LOWPOV  To ensure comptions  0x3  ating mode of the  Mode  BYPASS	NER  patibility w	Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.  With future devices, always write bits to 0. More information in 1.2 Conventional Regulator Mode  gulator. Reset with POR, Hard Pin Reset, or BOD Reset.  Description  DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and	- - -
3:2	Determines the DCD0 set, or BOD Reset.  Value  0  1  Reserved  DCDCMODE  Determines the operation of the properation of the pro	Mode  EM23SW  EM23LOWPOV  To ensure comptions  0x3  atting mode of the  Mode  BYPASS	NER  patibility w	Description  DCDC mode is according to DCDCMODE field.  DCDC mode is low power.  With future devices, always write bits to 0. More information in 1.2 Convengulator. Reset with POR, Hard Pin Reset, or BOD Reset.  Description  DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and DVDD supplies.  DCDC regulator is operating in low noise mode.	- - -

# 10.5.17 EMU\_DCDCMISCCTRL - DCDC Miscellaneous Control Register

Offset									Bit Po	sition									
0x04C	33	29	27	26	25	23	22	20	18 17 17 16	5     4     6     5       4     5     5     6	11 0 8	7	9	4	က	2	_	0	
Reset	·	0x0			0x3		0X	•	0x0	0x7	0x7		0		•	_	_	0	
Access		₩ M			Z.		S. S.		RW W	RW	RW		Z.			RW	₹	ZW W	
Name		LPCMPBIASEM234H			LNCLIMILIMSEL		LPCLIMILIMSEL		BYPLIMSEL	NFETCNT	PFETCNT		LNFORCECCMIMM			LPCMPHYSHI	LPCMPHYSDIS	LNFORCECCM	
Bit	Name				Reset		Ac	ces	s Description										
31:30	Reserv	⁄ed			To ens	ure	compat	ibility	/ with future dev	rices, always wi	rite bits to 0. Moi	re info	ormatio	on ir	1.2	Cor	nver	1-	
29:28	LPCMF	PBIASE	M23	4H	0x0		R۱	V	LP Mode Co	omparator Bia	s Selection for	EM2	3 or El	VI4H					
	LP mod	de comp	oara	tor b	r bias selection. Reset with POR, Hard Pin Reset, or BOD Reset.  Mode Description														
	Value				Mode Description														
	0				BIAS0				Maximum lo	ad current less	than 75uA.								
	1				BIAS1				Maximum Io	ad current less	than 500uA.								
	2				BIAS2					ad current less									
	3				BIAS3				Maximum lo	ad current less	than 10mA.								
27	Reserv	⁄ed			To ens	ure	compat	ibility	/ with future dev	rices, always wi	rite bits to 0. Mor	re info	ormatio	on ir	1.2	Cor	nver	1-	
26:24	LNCLI	MILIMSI	EL		0x3		R۱	V	Current Lin	nit Level Selec	tion for Current	Lim	iter in	LN	Mod	de			
	MILIMS and 40 tions. F	SEL=(I_ mA repr or stror	MAX rese ng (i	(+40 nts t .e., l	OmA)*1. the curre low inte	5/(5 ent r rnal d rel	mA*(PF ripple w impeda liability	ETC ith so ance issue	CNT+1))-1, wher come margin, and battery, it is re es. Reset with P	e I_MAX is the d the factor of 1 commended to OR, Hard Pin F	recommended maximum avera .5 accounts for a have I_MAX=20 Reset, or BOD re	ige ci detec 00m/ eset.	urrent ting er	allov ror a	wed and shou	to th othe ld ne	r va ever	ria- be	
23	Reserv	⁄ed			To ens tions	ure	compat	ibility	/ with future dev	rices, always wi	ite bits to 0. Moi	re info	ormatio	on ir	1.2	Cor	nver	1-	
22:20	LPCLI	MILIMSE	ΞL		0x1		R۱	V	Current Lin	nit Level Selec	tion for Current	Lim	iter in	LP	Mod	le			
	setting	LPCLIN	/ILIN	MSE	L=1, co	rres	pondin	g to a		ent of 80 mA for	o 40 mA*(1+LPC or optimal efficie , or BOD reset.								
19:16	BYPLI	MSEL			0x0		R۱	٧	Current Lim	nit in Bypass N	lode								
		rrent lim OR, Har							MEN equals one	e. The limit is fro	om 20mA to 320	mA, v	vith 20	mA	/step	. Re	eset		
15:12	NFETO	CNT			0x7		R۱	V	NFET Switch	h Number Sel	ection								
									ımber. The selec R, Hard Pin Resc		switches are NF et.	ETC	NT+1.	This	s ma	у са	use	а	

Bit	Name	Reset	Access	Description
11:8	PFETCNT	0x7	RW	PFET Switch Number Selection
	Low Noise mode PFE Hard Pin Reset, or B0	•	count num	nber. The selected number of switches are PFETCNT+1. Reset with POR,
7:6	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	LNFORCECCMIMM	0	RW	Force DCDC Into CCM Mode Immediately, Based on LNFOR-CECCM
				FORCECCM bit and have the change take effect while DCDC is running. ed prior to enabling the DCDC.
4:3	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	LPCMPHYSHI	1	RW	Comparator Threshold on the High Side
	Reserved for internal	use. Should alv	vays be set	t to 1.
1	LPCMPHYSDIS	1	RW	Disable LP Mode Hysteresis in the State Machine Control
	Reserved for internal	use. Should alv	vays be set	t to 1.
0	LNFORCECCM	0	RW	Force DCDC Into CCM Mode in Low Noise Operation
	in forced CCM mode. zero detector is config	The threshold gured as reverse In low power	set by ZDE e-current line mode, the	zero detector is configured as zero-crossing detector and the DCDC will be ETILIMSEL will be ignored. When this bit is set to 1 in low noise mode, the miter and the DCDC will be in DCM mode. The reverse current limit level is zero detector is always configured as zero-crossing detector. Reset with

### 10.5.18 EMU\_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register

	_															_						,							
Offset													Bi	t Po	siti	on													
0x050	31	29	28	27	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	- 0
Reset																					3	Š			0x5				
Access																					č	≩ Y			S.				
Name																					\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ZDEIBLANKULY			ZDETILIMSEL				
Bit	Name				Re	eset			Ac	ces	s I	Des	crip	tion															
31:10	Reser	ved				ens ns	ure	com	npati	bility	/ wit	h fu	ture	devi	ces	s, alı	way	's WI	rite l	oits t	o 0.	Мог	re in	forn	natio	n in	1.2	Cor	nven-
9:8	ZDETI	BLAN	KDĽ	Y	0x	:1			RV	V	ı	Res	erve	d fo	r in	iteri	nal	use	. Do	not	t cha	ange	е.						
	Reser	ved fo	or inte	ernal	use.	Do	not (	char	nge.																				
7	Reser	ved				ens ns	ure	com	npati	bility	/ wit	h fu	ture	devi	ces	s, alı	way	'S WI	rite l	oits t	to 0.	Мог	re in	forn	natio	n in	1.2	Cor	nven-
6:4	ZDETI	LIMS	EL		0x	:5			RV	<b>V</b>	ı	Rev	erse	Cu	rrei	nt Li	imi	t Le	vel :	Sele	ctio	n fo	r Ze	ero [	Dete	cto	r		
	Zero of this re +40m/counts have I LIMSE When ignore	gister A)*1.5 for c _RM/ EL=0, LNF( d. Re	is case is a second of the cas	alcula 5mA*( ting e 160m/ DCD( ECCN	error A to C's b M=0,	by the TCN and max the Hare	ne all NT+1 otho imiza vior v zero d Pir	llow l)), v er v e Zl will o de n Re	ed a where ariate DET be vertectors eset,	re 40 tions ILIM ery or w	age OmA s. W ISEL simi ill or 3OC	revented revenue reven	erse the 7 wi o wh letectet.	currents batt th N nen l	ent the ery FE <sup>-</sup> NF ro-c	I_R curr can TCN FOR cross	RMA rent tol IT= CE sing	X the ripper of	ole v e la Note M=0 eve	gh the vith straight in the st	ne e som reve t wh at is curre	equaterse erse nen L , the ent li	tion: argir curr _NF DC imit=	ZD n, ar ent, ORC DC =0 m	ETIL id th it is CEC will iA) a	IMS ne fa rec CM= be i	SEL: octor omr =1 b in Do this	=(I_I of 1 menout Z CM regi	RMAX 1.5 ac- ded to DETI- mode. ster is
3:0	Reser	ved			To	ens	ure	com	npati	bility	/ wit	h fu	ture	devi	ces	s, all	way	'S WI	rite l	oits t	o 0.	Moi	re in	forn	natio	n in	1.2	Cor	nven-

3:0 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

### 10.5.19 EMU\_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register

Offset													Bi	t Po	sitic	on													
0x054	31	29	28	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	∞	7	9	5	4	က	2	- 0
Reset			·	•													0				23	Š							·
Access																	RW				//\	À							
Name																	BYPLIMEN				VIONINA IGNI IO	CLIMBLAINDLT							
Bit	Name				Re	set			Ac	cess	<b>s</b> [	Des	crip	tion															
31:14	Reserv	red			To tion		ure (	com	patii	bility	wit	h fut	ture	dev	ices	, alv	ways	s wri	ite b	its to	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	nven-
13	BYPLI	MEN			0				RW	/	ı	Вура	ass	Cur	rent	t Lir	mit I	Enal	ble										
	Bypass PASS i	mode	e. Note	e tha	t the	dev xces	ice i	will s urre	see nt, a	an a ppli	ddi cati	tiona ons	al ~1 sho	0 μ/ uld d	A of disal	cur ble	rent the I	drav Bypa	w w ass	nen Cur	BYI rent	Lin	/EN nit (E	=1 a 3YP	and LIM	Bypa EN=	ass 0) o	Mod nce	le is the
	enable DVDD				che	d the	e ma	ain s	upp	ly vc	oitag	ge in	Вур	Jass	IVIO	ae.	Nes	OC V	/1111	Oi	ν, ιι	aiu		Res	eı, c	or BC	ז טכ	1626	J.
12:10		volta				ens																							nven-
12:10 9:8	DVDD	volta red	ige ha		То	ens 1s				bility	wit		ture	dev	ices	, alv	ways	s wri	ite b	its to	o 0.	Моі	re in						

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

7:0

Reserved

tions

### 10.5.20 EMU\_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register

Offset															Bi	t Po	siti	on														
0x058	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	-	0
Reset		2	CXO				0x7				ç	7XO		•		•		2	5 7				•			0x07					0x7	
Access		<u> </u>	<u>}</u>				M				2	<u>}</u>						<u> </u>	<u>.</u>							₩ M					S.	
Name			COMPENS				COMPENC2											COMBENIES	SANTEN O							COMPENR2					COMPENR1	

Bit	Name	Reset	Access	Description
31:28	COMPENC3	0x5	RW	Low Noise Mode Compensator C3 Trim Value
	LN mode compensato	or C3 trim, 0.5pF	-8pF in 0.	5pF steps. Reset with POR, Hard Pin Reset, or BOD Reset.
27	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
26:24	COMPENC2	0x7	RW	Low Noise Mode Compensator C2 Trim Value
	LN mode compensato	or C2 trim, 1pF-8	BpF in 1pF	steps. Reset with POR, Hard Pin Reset, or BOD Reset.
23:22	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21:20	COMPENC1	0x2	RW	Low Noise Mode Compensator C1 Trim Value
	LN mode compensato	or C1 trim, 0.15p	F-0.60pF i	in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset.
19:16	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	COMPENR3	0x4	RW	Low Noise Mode Compensator R3 Trim Value
	LN mode compensato	or r3 trim, 5-80K	Ohm in 5K	hom steps. Reset with POR, Hard Pin Reset, or BOD Reset.
11:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:4	COMPENR2	0x07	RW	Low Noise Mode Compensator R2 Trim Value
	LN mode compensato	or r2 trim, 50-160	00KOhm, i	n 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset.
3	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	COMPENR1	0x7	RW	Low Noise Mode Compensator R1 Trim Value
	LN mode compensato	or r1 trim, 500-12	200kOhm,	in 100KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset.

### 10.5.21 EMU\_DCDCLNVCTRL - DCDC Low Noise Voltage Register

Offset															Ві	t Po	siti	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset		•	•		•		•			•				1		•				•	0x71								•	1	0	
Access																					RWH										W.	
Name																					LNVREF										LNATT	

Bit	Name	Reset	Access	Description
31:15	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
14:8	LNVREF	0x71	RWH	Low Noise Mode VREF Trim
				set the output of the DCDC to 3*(1+LNATT)*(235.48+3.226*LNVREF). onfiguring this field. Reset with POR, Hard Pin Reset, or BOD Reset.
7:2	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	LNATT	0	RW	Low Noise Mode Feedback Attenuation
	Low noise mode Hard Pin Reset,		ion. Custome	ers should use the emlib functions for configuring this field. Reset with POF
	Value	Mode		Description
	0	DIV3		Feedback Ratio is 1/3
	1	DIV6		Feedback Ratio is 1/6
0	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

### 10.5.22 EMU\_DCDCLPVCTRL - DCDC Low Power Voltage Register

DIV8

Offset															D:	4 Do	- 141															
Offset										ı				ı	ы	t Po	SITIO	on														
0x064	31	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	∞	7	9	2	4	က	7	_	0
Reset																											200	0XD				0
Access																											2	2				RW
Name	Name Reset Access Description																LPATT															
Bit	-																															
31:9	Re	serv	red				To tion		ure (	com	patil	bility	wit	h fu	ture	devi	ces	s, alı	way	s wr	ite b	its to	o 0.	Мог	re in	forn	natic	n in	1.2	Coi	nvei	7-
8:1	LP	VRE	F				0xE	34			RW	/	ı	_P N	/lod	e Re	fer	enc	e S	elec	tion	for	EM	23 a	nd	EM4	4H					
	4*(		PAT	T)*(	30+l	LPV	REF	-)*2.	2m\							11. I																
0	LP	ATT					0				RW	/	l	Low	Po	wer	Fee	dba	ack	Atte	nua	tion	1									
		w po PR, F									t. Cı	usto	mer	s sh	ould	d use	e the	e en	nlib	func	ction	s for	r co	nfigu	uring	g this	s fie	ld. F	Rese	et wi	th	
	Va	lue					Мо	de					[	Des	cript	ion																_
	0						DI۱	/4					F	ee	dbad	k Ra	atio	is 1	/4													_

Feedback Ratio is 1/8

1

# 10.5.23 EMU\_DCDCLPCTRL - DCDC Low Power Control Register

Offset															Bi	t Po	sitio	on													
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	- 0
Reset						2	5	-										2	2												
Access						Š	2	W.										2	2												
Name						XIV GO		LPVREFDUTYEN										I DOMDHYSSEI EM23AH	LT CMITTI 66ELEM26411												

Bit	Name	Reset	Access	Description
31:27	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
26:25	LPBLANK	0x1	RW	Reserved for internal use. Do not change.
	Reserved for interna	l use. Do not cha	nge.	
24	LPVREFDUTYEN	1	RW	LP Mode Duty Cycling Enable
	Allow duty cycling of	the bias. This is	to minimize	e DC bias. Reset with POR, Hard Pin Reset, or BOD Reset.
23:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:12	LPCMPHYSSE- LEM234H	0x0	RW	LP Mode Hysteresis Selection for EM23 and EM4H
		PHYSSEL*3.13m	v. Custom	e low power comparator. Hysteresis voltage at the output is ers should use the emlib functions for configuring this field. Reset with
11:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

### 10.5.24 EMU\_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control

Offset															Bi	t Po	siti	on														
0x070	33	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•	0x10								•									•		•						000	
Access						X W																									X ≪	
Name						RCOTRIM																									RCOBAND	

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
28:24	RCOTRIM	0x10	RW	Reserved for internal use. Do not change.
	Reserved for internal	use. Do not cha	nge.	
23:3	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	RCOBAND	0x0	RW	LN Mode RCO Frequency Band Selection
		when the radio		7: 3~8.95MHz, approximately 0.85MHz/step when the radio is disabled. It to match the clock frequency from the radio. Reset with POR, Hard Pin

### 10.5.25 EMU\_DCDCSYNC - DCDC Read Status Register

Offset															Bi	t Po	siti	on														
0x078	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																22
Name																																DCDCCTRLBUSY

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	DCDCCTRLBUSY	0	R	DCDC CTRL Register Transfer Busy
	Indicates the status or register until this sign		RL transfer	to the EMU OSC clock domain. Software cannot re-write the DCDCCTRL

### 10.5.26 EMU\_VMONAVDDCTRL - VMON AVDD Channel Control

Offset															Bi	t Po	sitio	on															
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	17	7	5	2 0	, ,	0	_	9	5	4	က	2	_	0
Reset										>	3			Š	2			2	S S	•			0×0	·					•	0	0		0
Access										2	Ž			2	Ž			2	<u>}</u>				₩ M							₩ M	₩.		₩ N
Name											NISE I TRESCOANSE			בות מות מות מות מות מות מות מות מות מות מות מות מות מות	KIOELHKEOFINE				PALLI HKESCOAKSE				FALLTHRESFINE							FALLWU	RISEWU		EN.

Bit	Name	Reset	Access	Description
31:24	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
23:20	RISETHRES- COARSE	0x0	RW	Rising Threshold Coarse Adjust
	Check VMON sectio	n for programm	ing the thres	shold value. Reset with SYSEXTENDEDRESETn.
19:16	RISETHRESFINE	0x0	RW	Rising Threshold Fine Adjust
	Check VMON sectio	n for programm	ing the thres	shold value. Reset with SYSEXTENDEDRESETn.
15:12	FALLTHRES- COARSE	0x0	RW	Falling Threshold Coarse Adjust
	Check VMON sectio	n for programm	ing the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	FALLTHRESFINE	0x0	RW	Falling Threshold Fine Adjust
	Check VMON sectio	n for programm	ing the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:4	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup	from EM4H will	l take place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup	from EM4H will	l take place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable	the AVDD VMC	DN. Reset w	vith SYSEXTENDEDRESETn.

### 10.5.27 EMU\_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control

Offset															Bi	t Po	sitio	on														
0x094	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		•		•		•	•	•	•	•		•						>	e e			Š	e S				•		0	0		0
Access																		2	À			Š	<u>}</u>						₩.	Z M		W.
Name																		THDESCOADSE	ITAESCOARSE										FALLWU	RISEWU		EN

	_		
Name	Reset	Access	Description
Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
THRESCOARSE	0x0	RW	Threshold Coarse Adjust
Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
THRESFINE	0x0	RW	Threshold Fine Adjust
Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
FALLWU	0	RW	Fall Wakeup
When set, a wakeup f	rom EM4H will t	ake place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
RISEWU	0	RW	Rise Wakeup
When set, a wakeup f	rom EM4H will t	ake place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
EN	0	RW	Enable
Cat this hit to anable t	ha ALTAVOD VI	MON Pass	et with SYSEYTENDEDESETs
	THRESCOARSE Check VMON section THRESFINE Check VMON section Reserved FALLWU When set, a wakeup f RISEWU When set, a wakeup f Reserved EN	Reserved  To ensure contions  THRESCOARSE  0x0  Check VMON section for programmin  THRESFINE  0x0  Check VMON section for programmin  Reserved  To ensure contions  FALLWU  0  When set, a wakeup from EM4H will the RISEWU  0  When set, a wakeup from EM4H will the Reserved  To ensure contions  EN  0	Reserved To ensure compatibility vitions  THRESCOARSE 0x0 RW Check VMON section for programming the threst THRESFINE 0x0 RW Check VMON section for programming the threst Reserved To ensure compatibility vitions  FALLWU 0 RW When set, a wakeup from EM4H will take place RISEWU 0 RW When set, a wakeup from EM4H will take place Reserved To ensure compatibility vitions

# 10.5.28 EMU\_VMONDVDDCTRL - VMON DVDD Channel Control

Offset															Ві	it Po	siti	on														
0x098	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				•	•		•		•		•		•	•		•		Š	S S				000			•		•	0	0		0
Access																		2	≩ Y				∑						§ M	W.		Z.
Name																		HOUSE CONTRACT	IHKENCOAKNE				THRESFINE						FALLWU	RISEWU		EN

Bit	Name	Reset	Access	Description
ыі	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	THRESCOARSE	0x0	RW	Threshold Coarse Adjust
	Check VMON section	n for programmir	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	THRESFINE	0x0	RW	Threshold Fine Adjust
	Check VMON section	n for programmir	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:4	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup	from EM4H will	take place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup	from EM4H will	take place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable	the DVDD VMO	N. Reset w	rith SYSEXTENDEDRESETn.

# 10.5.29 EMU\_VMONIO0CTRL - VMON IOVDD0 Channel Control

Offset	Bit Po	sition
0x09C	33 30 30 30 30 30 30 30 30 30 30 30 30 3	4     4     5     7
Reset		0000000
Access		A         A
Name		THRESCOARSE THRESFINE FALLWU RISEWU EN

	-			
Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	THRESCOARSE	0x0	RW	Threshold Coarse Adjust
	Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	THRESFINE	0x0	RW	Threshold Fine Adjust
	Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:5	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	RETDIS	0	RW	EM4 IO0 Retention Disable
	When set, the IO0 ReDEDRESETn.	etention will be d	isabled wh	en this IO0 voltage drops below the threshold set. Reset with SYSEXTEN-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup	from EM4H will t	ake place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup	from EM4H will t	ake place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable	the IO0 VMON.	Reset with	SYSEXTENDEDRESETn.

# 10.5.30 EMU\_RAM1CTRL - Memory Control Register

Offset															Bi	t Po	siti	on														
0x0B4	31	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	14	13	12	7	9	6	∞	7	9	5	4	က	2	_	0
Reset				•		•							•				•			•		•				•			•		ć	S S
Access																															Š	Ž
Name																																KAMPOWEKDOWN

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure com tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1:0	RAMPOWERDOWN	0x0	RW	RAM1 Blockset Power-down
	RAM blockset power-	down in EM23 w	rith full acc	ess in EM01.
	Value	Mode		Description
	0	NONE		None of the RAM blocks powered down
	2	BLK1		Power down RAM block 1 (address range 0x20030000-0x2003FFFF)
	3	BLK0TO1		Power down RAM blocks 0-1 (address range 0x20020000-0x2003FFFF)

# 10.5.31 EMU\_RAM2CTRL - Memory Control Register

Offset															Ві	it Po	siti	on														
0x0B8	31	30	29	28	27	26	25	24	23	22	2	20	19	9	17	16	15	4	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
Reset				•	•	•	•						•	•	•	•			•			•		•		•		•				0x0
Access																																RW W
Name																																RAMPOWERDOWN

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0:0	RAMPOWERDOWN	0x0	RW	RAM2 Blockset Power-down
	RAM blockset power-	down in EM23 v	vith full acc	ess in EM01.
	Mode	Value		Description
	NONE	0x00		None of the RAM blocks powered down
	BLK	0x1		Power down RAM blocks 0-3 (address range 0x20040000-0x200407FF)

# 10.5.32 EMU\_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied During EM01, This Field is Only Relevant If LP Mode is Used in EM01

Offset															Bi	t Po	siti	on														
0x0EC	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset																		2	S S				0	Š								
Access																		2	≩ Ƴ				i	<b>≷</b>								
Name																								LPCMPBIASEM01								

Access	Description
atibility wi	ith future devices, always write bits to 0. More information in 1.2 Conven-
RW.	LP Mode Hysteresis Selection for EM01
tput is 4*(	1+LPATT)*LPCMPHYSSEL*3.13mV. Customers should use the emlib
atibility wi	ith future devices, always write bits to 0. More information in 1.2 Conven-
RW	LP Mode Comparator Bias Selection for EM01
e.	
	Description
	Maximum load current less than 75uA.
	Maximum load current less than 500uA.
	Maximum load current less than 2.5mA.
	Maximum load current less than 10mA.
atibility wi	ith future devices, always write bits to 0. More information in 1.2 Conven-
	atibility w

# 10.5.33 EMU\_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAINSTATUS Unlocking Access to Peripheral

Offset	Bit Po	sition
0x100	1. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0
Access		W W W W W W W W W W W W W W W W W W W
Name		LEUARTOUNLOCK CSENUNLOCK WDOG1UNLOCK WDOG1UNLOCK LETIMEROUNLOCK ADCOUNLOCK IDACOUNLOCK IDACOUNLOCK PCNTZUNLOCK PCNTZUNLOCK PCNTZUNLOCK ACMP1UNLOCK

Bit	Name	Reset A	ccess	Description
31:16	Reserved	To ensure compa tions	atibility w	with future devices, always write bits to 0. More information in 1.2 Conven-
15	LEUART0UNLOCK	0 W	<b>V</b> 1	Clears Status Bit of LEUART0 and Unlocks Access to It
	clears status bit of LE	UART0 and unlock	s access	s to it
14	CSENUNLOCK	0 W	<b>V</b> 1	Clears Status Bit of CSEN and Unlocks Access to It
	clears status bit of CS	SEN and unlocks ac	ccess to	it
13	LESENSE0UNLOCK	0 W	<b>V</b> 1	Clears Status Bit of LESENSE0 and Unlocks Access to It
	clears status bit of LE	SENSE0 and unloc	cks acce	ss to it
12	WDOG1UNLOCK	0 W	<b>V</b> 1	Clears Status Bit of WDOG1 and Unlocks Access to It
	clears status bit of W	DOG1 and unlocks	access	to it
11	WDOG0UNLOCK	0 W	V1	Clears Status Bit of WDOG0 and Unlocks Access to It
	clears status bit of W	DOG0 and unlocks	access	to it
10	LETIMER0UNLOCK	0 W	V1	Clears Status Bit of LETIMER0 and Unlocks Access to It
	clears status bit of LE	TIMER0 and unlock	ks acces	es to it
9	ADC0UNLOCK	0 W	<b>V</b> 1	Clears Status Bit of ADC0 and Unlocks Access to It
	clears status bit of AE	OC0 and unlocks ac	cess to	it
8	IDAC0UNLOCK	0 W	V1	Clears Status Bit of IDAC0 and Unlocks Access to It
	clears status bit of ID.	AC0 and unlocks ac	ccess to	it
7	DAC0UNLOCK	0 W	<b>V</b> 1	Clears Status Bit of DAC0 and Unlocks Access to It
	clears status bit of DA	AC0 and unlocks ac	cess to	it
6	I2C1UNLOCK	0 W	V1	Clears Status Bit of I2C1 and Unlocks Access to It
	clears status bit of I20	C1 and unlocks acc	ess to it	
5	I2C0UNLOCK	0 W	V1	Clears Status Bit of I2C0 and Unlocks Access to It
	clears status bit of I20	C0 and unlocks acc	ess to it	
4	PCNT2UNLOCK	0 W	V1	Clears Status Bit of PCNT2 and Unlocks Access to It
	clears status bit of PC	NT2 and unlocks a	access to	o it
-				

Bit	Name	Reset	Access	Description
3	PCNT1UNLOCK	0	W1	Clears Status Bit of PCNT1 and Unlocks Access to It
	clears status bit of P	CNT1 and unlo	cks access t	to it
2	PCNT0UNLOCK	0	W1	Clears Status Bit of PCNT0 and Unlocks Access to It
	clears status bit of P	CNT0 and unlo	cks access t	to it
1	ACMP1UNLOCK	0	W1	Clears Status Bit of ACMP1 and Unlocks Access to It
	clears status bit of A	CMP1 and unlo	ocks access	to it
0	ACMP0UNLOCK	0	W1	Clears Status Bit of ACMP0 and Unlocks Access to It
	clears status bit of A	CMP0 and unlo	ocks access	to it

# 10.5.34 EMU\_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered Down in EM23, Subsequently Locking Access to It

Offset															Bi	t Pc	siti	on														
0x104	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access																	2	2	2	2	2	2	2	22	2	2	22	2	2	2	22	22
Name																	LEUARTOLOCKED	CSENLOCKED	LESENSE0LOCKED	WDOG1LOCKED	WDOG0LOCKED	LETIMER0LOCKED	ADC0LOCKED	IDAC0LOCKED	DACOLOCKED	I2C1LOCKED	12C0LOCKED	PCNT2LOCKED	PCNT1LOCKED	PCNT0LOCKED	ACMP1LOCKED	ACMP0LOCKED

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
15	LEUART0LOCKED	0	R	Indicates If LEUART0 Powered Down During EM23
	Indicates if LEUARTO NORETAINCMD	powered down	during EM	23. Access to this peripheral locked until this bit cleared using EM23PER-
14	CSENLOCKED	0	R	Indicates If CSEN Powered Down During EM23
	Indicates if CSEN pov ETAINCMD	wered down dur	ing EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-
13	LESENSE0LOCKED	0	R	Indicates If LESENSE0 Powered Down During EM23
	Indicates if LESENSE NORETAINCMD	E0 powered dow	n during E	M23. Access to this peripheral locked until this bit cleared using EM23PER-
12	WDOG1LOCKED	0	R	Indicates If WDOG1 Powered Down During EM23
	Indicates if WDOG1 p	oowered down o	luring EM2	3. Access to this peripheral locked until this bit cleared using EM23PER-
11	WDOG0LOCKED	0	R	Indicates If WDOG0 Powered Down During EM23
	Indicates if WDOG0 p	oowered down o	luring EM2	3. Access to this peripheral locked until this bit cleared using EM23PER-
10	LETIMER0LOCKED	0	R	Indicates If LETIMER0 Powered Down During EM23
	Indicates if LETIMER NORETAINCMD	0 powered dow	n during EN	M23. Access to this peripheral locked until this bit cleared using EM23PER-
9	ADC0LOCKED	0	R	Indicates If ADC0 Powered Down During EM23
	Indicates if ADC0 pov ETAINCMD	vered down dur	ing EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-
8	IDAC0LOCKED	0	R	Indicates If IDAC0 Powered Down During EM23
	Indicates if IDAC0 po ETAINCMD	wered down du	ring EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-
7	DAC0LOCKED	0	R	Indicates If DAC0 Powered Down During EM23
	Indicates if DAC0 pov ETAINCMD	vered down dur	ing EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-

Bit	Name	Reset	Access	Description
6	I2C1LOCKED	0	R	Indicates If I2C1 Powered Down During EM23
	Indicates if I2C1 por TAINCMD	wered down du	ring EM23. A	ccess to this peripheral locked until this bit cleared using EM23PERNORE-
5	I2C0LOCKED	0	R	Indicates If I2C0 Powered Down During EM23
	Indicates if I2C0 por TAINCMD	wered down du	ring EM23. A	ccess to this peripheral locked until this bit cleared using EM23PERNORE-
4	PCNT2LOCKED	0	R	Indicates If PCNT2 Powered Down During EM23
	Indicates if PCNT2 NORETAINCMD	powered down	during EM23.	Access to this peripheral locked until this bit cleared using EM23PER-
3	PCNT1LOCKED	0	R	Indicates If PCNT1 Powered Down During EM23
	Indicates if PCNT1 NORETAINCMD	powered down	during EM23.	Access to this peripheral locked until this bit cleared using EM23PER-
2	PCNT0LOCKED	0	R	Indicates If PCNT0 Powered Down During EM23
	Indicates if PCNT0 NORETAINCMD	powered down	during EM23.	Access to this peripheral locked until this bit cleared using EM23PER-
1	ACMP1LOCKED	0	R	Indicates If ACMP1 Powered Down During EM23
	Indicates if ACMP1 NORETAINCMD	powered down	during EM23	. Access to this peripheral locked until this bit cleared using EM23PER-
0	ACMP0LOCKED	0	R	Indicates If ACMP0 Powered Down During EM23
	Indicates if ACMP0 NORETAINCMD	powered down	during EM23	. Access to this peripheral locked until this bit cleared using EM23PER-

# 10.5.35 EMU\_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Powered Down in EM23


Offset															Bi	t Po	siti	on														
0x108	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset											•			'		'	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access																	RW	Z.	Z M	₩ W	RW	₩ N	RW	₩ N	R M	₩.	W.	₩ M	₩ M	₩ M	W.	RW
Name																	LEUART0DIS	CSENDIS	LESENSE0DIS	WDOG1DIS	WDOGODIS	LETIMERODIS	ADC0DIS	IDAC0DIS	DACODIS	I2C1DIS	ISCODIS	PCNT2DIS	PCNT1DIS	PCNT0DIS	ACMP1DIS	ACMPODIS

Bit	Name	Reset A	ccess	Description
31:16	Reserved	To ensure compa tions	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
15	LEUART0DIS	0 R	RW	Allow Power Down of LEUART0 During EM23
	Allow power down of	of LEUART0 during E	M23	
14	CSENDIS	0 R	RW	Allow Power Down of CSEN During EM23
	Allow power down of	of CSEN during EM23	3	
13	LESENSE0DIS	0 R	RW	Allow Power Down of LESENSE0 During EM23
	Allow power down of	of LESENSE0 during	EM23	
12	WDOG1DIS	0 R	RW	Allow Power Down of WDOG1 During EM23
	Allow power down of	of WDOG1 during EM	123	
11	WDOG0DIS	0 R	RW	Allow Power Down of WDOG0 During EM23
	Allow power down o	of WDOG0 during EM	123	
10	LETIMER0DIS	0 R	RW	Allow Power Down of LETIMER0 During EM23
	Allow power down o	of LETIMER0 during I	EM23	
9	ADC0DIS	0 R	RW	Allow Power Down of ADC0 During EM23
	Allow power down o	of ADC0 during EM23	3	
8	IDAC0DIS	0 R	RW	Allow Power Down of IDAC0 During EM23
	Allow power down of	of IDAC0 during EM2	3	
7	DAC0DIS	0 R	RW	Allow Power Down of DAC0 During EM23
	Allow power down o	of DAC0 during EM23	3	
6	I2C1DIS	0 R	RW	Allow Power Down of I2C1 During EM23
	Allow power down o	of I2C1 during EM23		
5	I2C0DIS	0 R	RW	Allow Power Down of I2C0 During EM23
	Allow power down o	of I2C0 during EM23		
4	PCNT2DIS	0 R	RW	Allow Power Down of PCNT2 During EM23
	Allow power down o	of PCNT2 during EM2	23	
3	PCNT1DIS	0 R	RW	Allow Power Down of PCNT1 During EM23
	Allow power down o	of PCNT1 during EM2	23	

Bit	Name	Reset	Access	Description	
2	PCNT0DIS	0	RW	Allow Power Down of PCNT0 During EM23	
	Allow power down of PCNT0 during EM23				
1	ACMP1DIS	0	RW	Allow Power Down of ACMP1 During EM23	
	Allow power down of ACMP1 during EM23				
0	ACMP0DIS	0	RW	Allow Power Down of ACMP0 During EM23	
	Allow power down of ACMP0 during EM23				

## 11. CMU - Clock Management Unit





#### **Quick Facts**

#### What?

The CMU controls oscillators and clocks. EFR32xG12 Wireless Gecko supports 6 different oscillators with minimized power consumption and short start-up time. The CMU has HW support for calibration of RC oscillators.

#### Why?

Oscillators and clocks contribute significantly to the power consumption of an MCU. Low power oscillators combined with a flexible clock control scheme make it possible to minimize the energy consumption in any given application.

## How?

The CMU can configure different clock sources, enable/disable clocks to peripherals on an individual basis and set the prescaler for the different clocks. The short oscillator start-up times makes duty-cycling between active mode and the different low energy modes (EM2 Deep Sleep, EM3 Stop, and EM4 Hibernate/Shutoff) very efficient. The calibration feature ensures high accuracy RC oscillators. Several interrupts are available to avoid CPU polling of flags.

## 11.1 Introduction

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks in the EFR32xG12 Wireless Gecko. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that do not need to be active.

#### 11.2 Features

- · Multiple clock sources available:
  - 38 MHz 40 MHz High Frequency Crystal Oscillator (HFXO)
  - 1 MHz 38 MHz High Frequency RC Oscillator (HFRCO)
  - 1 MHz 38 MHz Auxiliary High Frequency RC Oscillator (AUXHFRCO)
  - 32768 Hz Low Frequency Crystal Oscillator (LFXO)
  - 32768 Hz Low Frequency RC Oscillator (LFRCO)
  - 1000 Hz Ultra Low Frequency RC Oscillator (ULFRCO)
- · All oscillator sources are low power.
- · Fast start-up times.
- Separate prescalers for High Frequency Core Clocks (HFCORECLK), Radio Clocks (HFRADIOCLK), and Peripheral Clocks (HFPERCLK).
- Individual clock prescaler selection for each Low Energy Peripheral.
- · Clock gating on an individual basis to core modules and all peripherals.
- · Selectable clock output to external pins and/or PRS.
- Wakeup interrupt for LFRCO or LFXO ready allows entry into EM2 Deep Sleep while waiting for low-frequency oscillator startup. This avoids the need for software polling and saves power during oscillator startup.
- Auxiliary 1 MHz 38 MHz RC oscillator (AUXHFRCO), which is asynchronous to the HFSRCCLK system clock, can be selected for ADC operation, LESENSE timing and debug trace.

## 11.3 Functional Description

An overview of the high frequency portion of the CMU is shown in Figure 11.1 CMU Overview - High Frequency Portion on page 298. An overview of the low frequency portion is shown in Figure 11.2 CMU Overview - Low Frequency Portion on page 299. These figures show the CMU for the largest device in the EFR32 family. Refer to the Configuration Summary in the device data sheet to see which core, radio, and peripheral modules, and therefore clock connections, are present in a specific device.




Figure 11.1. CMU Overview - High Frequency Portion




Figure 11.2. CMU Overview - Low Frequency Portion

## 11.3.1 System Clocks

#### 11.3.1.1 HFCLK - High Frequency Clock

HFSRCCLK is the selected High Frequency Source Clock. HFCLK is an optionally prescaled version of HFSRCCLK. The HFSRCCLK, and therefore HFCLK, can be driven by a high-frequency oscillator, such as HFRCO or HFXO, or one of the low-frequency oscillators (LFRCO or LFXO). Additionally, HFSRCCLK can also be driven from a pin (CLKINO) described in 11.3.6 Clock Input From a Pin. By default the HFRCO is selected. In most applications, one of the high frequency oscillators will be the preferred choice. To change the selected clock source, write to the HF bitfield in CMU\_HFCLKSEL. The high frequency clock source can also be changed automatically by hardware as explained in 11.3.2.4.1 Automatic HFXO Start. The currently selected source for HFSRCCLK and HFCLK can be read from CMU\_HFCLKSTATUS. The HFSRCCLK is running in EM0 Active and EM1 Sleep and is automatically stopped in EM2 Deep Sleep. During Voltage Scaling (see 10.3.9 Voltage Scaling), if a fixed frequency oscillator source (i.e. HFXO or CLKINO) exceeds the maximum system frequency supported, it must be disabled or not selected. Likewise, an adjustable oscillator source (i.e. HFRCO or AUXHFRCO) must be configured to not exceed the maximum system frequency supported before voltage scaling is applied.

#### Note:

If a low frequency clock (i.e. LFRCO or LFXO) is selected as source clock for HFSRCCLK via the HF bitfield in CMU\_HFCLKSEL, then no register reads should be performed from Low Energy Peripherals for registers which can change value every clock cycle (e.g. a counter register). In addition to the peripherals on LFACLK, LFBCLK and LFECLK, this restriction applies in general to any low frequency peripheral, which is not directly or indirectly clocked from HFSRCCLK (e.g. WDOGn).

HFCLK can optionally be prescaled by setting PRESC in CMU\_HFPRESC to a non-zero value. This prescales HFCLK to all high frequency components and is typically used to save energy in applications where the system is not required to run at the highest frequency. The prescaler setting can be changed dynamically and the new setting takes effect immediately. HFCLK is used by the CMU and drives the prescalers that generate HFCORECLK, HFRADIOCLK and HFPERCLK allowing for flexible clock prescaling. The HFBUSCLK, used in for example the bus and memory system, is equal to HFCLK.

The HFXO clock is fed directly to the Radio Transceiver. The clock received by the Radio Transceiver is therefore not affected by the selected clock source for HFSRCCLK nor by any clock prescaler.

## 11.3.1.2 HFCORECLK - High Frequency Core Clock

HFCORECLK is a prescaled version of HFCLK. This clock drives the Core Modules, which consists of the CPU and modules that are tightly coupled to the CPU, e.g. the cache. The prescale factor for prescaling HFCLK into HFCORECLK is set using the CMU\_HFCOREPRESC register. The setting can be changed dynamically and the new setting takes effect immediately.

#### Note:

If HFPERCLK or HFRADIOCLK runs faster than HFCORECLK, the number of clock cycles for each bus-access to (radio) peripheral modules will increase with the ratio between the clocks. Refer to 4.2.5 Bus Matrix for more details.

#### 11.3.1.3 HFBUSCLK - High Frequency Bus Clock

HFBUSCLK is equal to HFCLK. This clock drives the Bus and Memory System. HFBUSCLK is also used to drive the bus interface to the Low Energy Peripherals as described further in 11.3.1.7 LFACLK - Low Frequency a Clock, 11.3.1.8 LFBCLK - Low Frequency B Clock and 11.3.1.9 LFECLK - Low Frequency E Clock. Some of the modules that are driven by this clock can be clock gated completely when not in use. This is done by clearing the clock enable bit for the specific module in CMU\_HFBUSCLKEN0. The frequency of HFBUSCLK is equal to the frequency of HFCLK and can therefore only be prescaled by using the PRESC bitfield in CMU\_HFPRESC.

#### 11.3.1.4 HFPERCLK - High Frequency Peripheral Clock

Like HFCORECLK, HFPERCLK is a prescaled version of HFCLK. This clock drives the High-Frequency Peripherals. All the peripherals that are driven by this clock can be clock gated individually when not in use. This is done by clearing the clock enable bit for the specific peripheral in CMU\_HFPERCLKEN0. All high frequency peripheral clocks can be universally and simultaneously gated by clearing the HFPERCLKEN bit in the CMU\_CTRL register. The prescale factor for prescaling HFCLK into HFPERCLK is set using the CMU\_HFPERPRESC register. The setting can be changed dynamically and the new setting takes effect immediately.

## Note:

If HFPERCLK runs faster than HFCORECLK, the number of clock cycles for each bus-access to peripheral modules will increase with the ratio between the clocks. E.g. if a bus-access normally takes three cycles, it will take 9 cycles of HFCORECLK if HFPERCLK runs three times as fast as HFCORECLK.

#### 11.3.1.5 HFRADIOCLK - High Frequency Radio Clock

HFRADIOCLK is a prescaled version of HFCLK which drives the High-Frequency Radio Peripherals. All the radio peripherals that are driven by this clock can be clock gated completely when not in use. This is done by clearing the clock enable bit for the specific peripheral in CMU\_HFRADIOCLKENO. The radio peripherals can also be gated simultaneously by clearing the HFRADIOCLKEN bit in the CMU\_CTRL register. The prescale factor for prescaling HFCLK into HFRADIOCLK is set using the CMU\_HFRADIOPRESC register. The setting can be changed dynamically and the new setting takes effect immediately.

#### Note:

If HFRADIOCLK runs faster than HFCORECLK, the number of clock cycles for each bus-access to radio peripheral modules will increase with the ratio between the clocks. E.g. if a bus-access normally takes three cycles, it will take 9 cycles if HFRADIOCLK runs three times as fast as the HFCORECLK.

#### 11.3.1.6 ADCnCLK - ADC Core Clock

ADCnCLK is a selectable core clock for ADCn. There are three selectable sources for ADCnCLK: HFSRCCLK, HFXO and AUXHFR-CO. In addition, the ADCnCLK can be disabled, which is the default setting. The selection is configured using the ADCnCLKSEL field in CMU\_ADCCTRL. The ADCnCLKINV bit in CMU\_ADCCTRL can be used to invert ADCnCLK. The ADCnCLKDIV bitfield in CMU\_ADCCTRL can be used to prescale ADCnCLK. The bus interface of ADCn is clocked with HFBUSCLK.

## 11.3.1.7 LFACLK - Low Frequency a Clock

LFACLK is the selected clock for the Low Energy A Peripherals. There are several selectable sources for LFACLK: LFRCO, LFXO and ULFRCO. In addition, the LFACLK can be disabled, which is the default setting. The selection is configured using the LFA field in CMU LFACLKSEL.

The bus interface to the Low Energy A Peripherals is clocked by HFBUSCLK<sub>LE</sub> and this clock therefore needs to be enabled when programming a Low Energy (LE) peripheral.

Each Low Energy Peripheral that is clocked by LFACLK has its own prescaler setting and enable bit. The prescaler settings are configured using CMU\_LFAPRESC0 and the clock enable bits can be found in CMU\_LFACLKEN0.

When operating in oversampling mode, the pulse counters are clocked by LFACLK. This is configured for each pulse counter (n) individually by setting PCNTnCLKSEL in CMU PCNTCTRL.

## 11.3.1.8 LFBCLK - Low Frequency B Clock

LFBCLK is the selected clock for the Low Energy B Peripherals. There are several selectable sources for LFBCLK: LFRCO, LFXO, HFCLKLE and ULFRCO. In addition, the LFBCLK can be disabled, which is the default setting. The selection is configured using the LFB field in CMU LFBCLKSEL. The HFCLKLE setting allows the Low Energy B Peripherals to be used as high-frequency peripherals.

The bus interface to the Low Energy B Peripherals is clocked by HFBUSCLK<sub>LE</sub> and this clock therefore needs to be enabled when programming a LE peripheral.

#### Note:

If HFCLKLE is selected as LFBCLK, the clock will stop in EM2 Deep Sleep and EM3 Stop.

Each Low Energy Peripheral that is clocked by LFBCLK has its own prescaler setting and enable bit. The prescaler settings are configured using CMU\_LFBPRESC0 and the clock enable bits can be found in CMU\_LFBCLKEN0.

#### 11.3.1.9 LFECLK - Low Frequency E Clock

LFECLK is the selected clock for the Low Energy E Peripherals. There are several selectable sources for LFECLK: LFRCO, LFXO and ULFRCO. In addition, the LFECLK can be disabled, which is the default setting. The selection is configured using the LFE field in CMU LFECLKSEL.

The bus interface to the Low Energy E Peripherals is clocked by HFBUSCLK<sub>LE</sub> and this clock therefore needs to be enabled when programming a LE peripheral.

#### Note:

LFECLK is in a different power domain than LFACLK and LFBCLK, which makes it available all the way down to EM4 Hibernate.

Each Low Energy Peripheral that is clocked by LFECLK has its own prescaler setting and enable bit. The prescaler settings are configured using CMU LFEPRESC0 and the clock enable bits can be found in CMU LFECLKEN0.

## 11.3.1.10 PCNTnCLK - Pulse Counter N Clock

Each available pulse counter is driven by its own clock, PCNTnCLK where n is the pulse counter instance number. Each pulse counter can be configured to use an external pin (PCNTn S0) or LFACLK as PCNTnCLK.

#### 11.3.1.11 WDOGnCLK - Watchdog Timer Clock

The Watchdog Timer (WDOGn) can be configured to use one of many different clock sources. Refer to CLKSEL field in WDOGn\_CTRL for a complete list.

## 11.3.1.12 CRYOCLK - Cryotimer Clock

The Cryotimer clock can be configured to use one of many different clock sources. Refer to OSCSEL field in CRYOTIMER\_CTRL for a complete list. The Cryotimer can also run in EM4 Hibernate/Shutoff provided that its selected clock is kept enabled as configured in EMU EM4CTRL.

### 11.3.1.13 RFSENSECLK - RFSENSE Clock

The RFSENSE clock can be configured to use one of four different clock sources: LFRCO, LFXO, ULFRCO or the RF Detector Clock. The RFSENSE module can also run in EM4 Hibernate/Shutoff provided that its selected clock is kept enabled as configured in EMU\_EM4CTRL.

## 11.3.1.14 AUXCLK - Auxiliary Clock

AUXCLK is a 1 MHz - 38 MHz clock driven by a separate RC oscillator, the AUXHFRCO. This clock can be used for ADC operation, LESENSE operation and Serial Wire Output (SWO). When the AUXHFRCO is selected as the ADCn clock via the ADCnCLKSEL bit-field in the CMU\_ADCCTRL register, or if needed by LESENSE, this clock will become active automatically when needed. Even if the AUXHFRCO has not been enabled explicitly by software, the ADC or LESENSE can automatically start and stop it. The AUXHFRCO is explicitly enabled by writing a 1 to AUXHFRCOEN in CMU\_OSCENCMD. This explicit enabling is required when selecting the AUXCLK for SWO operation.

### 11.3.1.15 Debug Trace Clock

The CMU selects the clock used for debug trace via the DBGCLKSEL register. The user can useAUXHFRCO or the HFCLK. The selected debug trace clock will be used to run the Cortex-M4 trace logic.

#### Note:

When using AUXHFRCO as the debug trace clock, it must be stopped before entering EM2 or EM3.

### 11.3.2 Oscillators

## 11.3.2.1 Enabling and Disabling

The different oscillators can typically be enabled and disabled via both hardware and software mechanisms. Enabling via software is done by setting the corresponding enable bit in the CMU\_OSCENCMD register. Disabling via software is done by setting the corresponding disable bit in CMU\_OSCENCMD. Enabling via hardware can be performed by various peripherals and varies per oscillator. Disabling via hardware is typically performed on entry of low energy modes. The enable and disable mechanisms for each of the oscillators are summarized in Table 11.1 Software Based and Hardware Based Enabling and Disabling of Oscillators on page 303 and described in more detail below.

Table 11.1. Software Based and Hardware Based Enabling and Disabling of Oscillators

Oscillator	SW Enable	SW Disable	HW Enable	HW Disable
ULFRCO	-	-	Enabled when in EM0/EM1/EM2/EM3/ EM4H.	EM4S entry depending on configuration in EMU_EM4CTRL.
LFRCO	Via LFRCOEN in CMU_OSCENCMD.	Via LFRCODIS in CMU_OSCENCMD.	Via WDOGn if it is configured to use LFRCO as its clock source via the CLKSEL bitfield in WDOGn_CTRL while SWOSCBLOCK is set.	EM3 entry. EM4 entry depending on configuration in EMU_EM4CTRL.
LFXO	Via LFXOEN in CMU_OSCENCMD.	Via LFXODIS in CMU_OSCENCMD.	Via WDOGn if it is configured to use LFXO as its clock source via the CLKSEL bitfield in WDOGn_CTRL while SWOSCBLOCK is set.	EM3 entry. EM4 entry depending on configuration in EMU_EM4CTRL.
HFRCO	Via HFRCOEN in CMU_OSCENCMD.	Via HFRCODIS in CMU_OSCENCMD.	Reset exit. EM2/EM3 exit. Automatic control by LEUART RX/TX DMA wake-up as configured in LEUARTn_CTRL.	EM2/EM3/EM4 entry. Automatic control by LEUART RX/TX DMA wake-up as configured in LEUARTn_CTRL. Automatic start and selection of HFXO causes HFRCO disable.
AUXHFRCO	Via AUXHFRCOEN in CMU_OSCENCMD.	Via AUXHFRCODIS in CMU_OSCENCMD.	Automatic control by ADC and LESENSE.	EM2/EM3/EM4 entry. Automatic control by ADC and LESENSE even in EM2/EM3.
HFXO	Via HFXOEN in CMU_OSCENCMD.	Via HFXODIS in CMU_OSCENCMD.	Automatic start by Radio Controller (RAC) or EM0/EM1 entry as con- figured in CMU_HFXOCTRL.	EM2/EM3/EM4 entry.

#### 11.3.2.1.1 LFRCO and LFXO

The LFXO and LFRCO can be enabled and disabled by software via the CMU\_OSCENCMD register. WDOGn can be configured to force the LFXO or LFRCO to become (and remain) enabled when such an oscillator is selected as its clock source via the CLKSEL bitfield in the WDOGn\_CTRL register while SWOSCBLOCK is set. In that case LFXODIS and LFRCODIS commands are blocked. They are automatically disabled when entering EM3. Upon EM4 entry they are default turned off, but they can optionally be retained depending on the EMU\_EM4CTRL configuration. Retaining of the LFXO or LFRCO in EM4 is needed if such an oscillator is required by a specific peripheral in EM4. Retaining can also be used to guarantee quick oscillator availability after EM4 exit.

The oscillators should never be retained in case they are off before entering EM4. The following are the valid ways of using the LFXO/LFRCO retention mechanism:

- Turn on LFXO/LFRCO always (even in EM4):
  - 1. POR
  - 2. Enable LFXO/LFRCO
  - 3. Enable RETAINLFXO/RETAINLFRCO
  - 4. EM4 entry
  - 5. LFXO/LFRCO are retained and remain running in EM4
  - 6. EM4 wakeup
  - 7. Enable LFXO/LFRCO
  - 8. Set EM4UNLATCH in EMU CMD
- Turn off LFXO/LFRCO in EM4:
  - 1. POR
  - 2. Disable RETAINLFXO/RETAINLFRCO (default)
  - 3. Enable LFXO/LFRCO
  - 4. EM4 entry
  - 5. LFXO/LFRCO are off in EM4
  - 6. EM4 wakeup
  - 7. Enable LFXO/LFRCO
  - 8. Set EM4UNLATCH in EMU CMD
- · Turn on LFXO/LFRCO after EM4 exit:
  - 1. POR
  - 2. Disable RETAINLFXO/RETAINLFRCO (default)
  - 3. Enable LFXO/LFRCO
  - 4. EM4 entry
  - 5. LFXO/LFRCO are off in EM4
  - 6. EM4 wakeup
  - 7. Enable LFXO/LFRCO
  - 8. Set EM4UNLATCH in EMU CMD
  - 9. Enable RETAINLFXO/RETAINLFRCO

In summary RETAINLFXO/RETAINLFRCO should either be changed once after POR and kept static, or they can be changed on-the-fly only after asserting EM4UNLATCH.

#### Note:

In order to support usage of LFRCO and LFXO in EM4, their settings are automatically latched upon EM4 entry. These settings remain latched upon wake-up from EM4 to EM0 although the related registers (CMU\_LFRCOCTRL, CMU\_LFXOCTRL, CMU\_LFECLKSEL, CMU\_LFECLKENO and CMU\_LEEPRESCO) will have been reset. The registers can be rewritten by software, but they will only affect the LFRCO and LFXO after unlatching their settings by setting EM4UNLATCH in the EMU\_CMD register.

#### Note:

Turning off the LFRCO and LFXO upon EM4 Hibernate/Shutoff entry is most easily done by using the RETAINLFRCO and RETAINLF-XO bitfields from the EMU\_EM4CTRL register, which are default such that the LFRCO and LFXO are turned off automatically upon EM4 Hibernate/Shutoff entry. Alternatively the LFRCO and LFXO can be disabled via the CMU\_OSCENCMD register, in which case software should wait for the oscillators to be properly disabled before executing the EM4 Hibernate/Shutoff entry routine.

After enabling the LFRCO (or LFXO), it should not be disabled before it has been signaled to be ready. Similarly, after disabling the LFRCO (or LFXO), it should not be re-enabled before it has been signaled to be non-ready. Before entering EM4, software should

check that the LFRCO (or LFXO) is signaled to be ready before allowing or initiating the EM4 entry if that oscillator is required in EM4. Also, to guarantee latching the latest settings, no control write should be ongoing upon EM4 entry as can be checked via the CMU SYNCBUSY register. Typical enable and disable sequences are as follows:

```
CMU->OSCENCMD = CMU_OSCENCMD_LFRCOEN;
while ((CMU->STATUS & CMU_STATUS_LFRCORDY) != CMU_STATUS_LFRCORDY);

CMU->OSCENCMD = CMU_OSCENCMD_LFRCODIS;
while ((CMU->STATUS & CMU_STATUS_LFRCORDY) == CMU_STATUS_LFRCORDY);
```

When the LFXO is disabled, the interface to the LFXTAL\_N and LFXTAL\_P pins are set in a high-Z state. The XTAL oscillations will not stop immediately when LFXO is disabled, but typically die out gradually over some 100 ms. If the LFXO is enabled before XTAL oscillations have had time to reach zero amplitude, startup time can be significantly shorter.

#### Note:

The LFRCORDY and LFXORDY interrupts can be used to wake up the system from EM2 Deep Sleep. In this way busy waiting for the LFRCO or LFXO to become ready can be avoided by going into EM2 after enabling these oscillators and sleeping until the interrupt causes a wakeup.

#### 11.3.2.1.2 ULFRCO

The ULFRCO is automatically enabled in EM0, EM1, EM2, EM3, and EM4H and cannot be controlled via CMU\_OSCENCMD. It is automatically disabled upon entering EM4S unless prevented by the configuration in EMU\_EM4CTRL.

#### 11.3.2.1.3 HFRCO

The HFRCO can be enabled and disabled by software via the CMU\_OSCENCMD register. The HFRCO is disabled automatically when entering EM2, EM3, or EM4. Further hardware based enabling and disabling can be performed by the LEUART when using automatic RX/TX DMA wakeup as controlled by the RXDMAWU and TXDMAWU bits in the LEUARTn\_CTRL register. An automatic start and selection of the HFXO will lead to an automatic HFRCO disabling.

The supported HFRCO frequency range is from 1 MHz to 38 MHz. The default HFRCO frequency is 19 MHz

### 11.3.2.1.4 HFXO

The HFXO can be enabled and disabled by software via the CMU\_OSCENCMD register. The HFXO is disabled automatically when entering EM2, EM3, or EM4. Hardware based HFXO enabling can be initiated by various peripherals as configured via the AUTOSTARTRDYSELRAC, AUTOSTARTEM0EM1, and AUTOSTARTSELEM0EM1 bits in the CMU\_HFXOCTRL register. The interaction between hardware based and software based control of the HFXO is further explained in 11.3.2.4.1 Automatic HFXO Start.

The supported HFXO frequency range is from 38 MHz to 40 MHz.

After enabling the HFXO, it should not be disabled before it has been signaled to be enabled. Similarly, after disabling the HFXO it should not be re-enabled before it has been signaled to be non-enabled. Typical enable and disable sequences are as follows:

```
CMU->OSCENCMD = CMU_OSCENCMD_HFXOEN;
while ((CMU->STATUS & CMU_STATUS_HFXOENS) != CMU_STATUS_HFXOENS);

CMU->OSCENCMD = CMU_OSCENCMD_HFXODIS;
while ((CMU->STATUS & CMU_STATUS_HFXOENS) == CMU_STATUS_HFXOENS);
```

#### 11.3.2.1.5 AUXHFRCO

The AUXHFRCO can be enabled and disabled by software via the CMU\_OSCENCMD register. The AUXHFRCO is disabled automatically when entering EM2, EM3, or EM4. Hardware based AUXHFRCO enabling and disabling is however performed by the ADC module when AUXCLK is selected for its operation and by the LESENSE module making it available even when being in EM2/EM3.

The supported AUXHFRCO frequency range is from 1 MHz to 38 MHz. The default AUXHFRCO frequency is 19 MHz

After enabling the AUXHFRCO, it should not be disabled before it has been signaled to be enabled. Similarly, after disabling the AUXHFRCO, it should not be re-enabled before it has been signaled to be non-enabled. Typical enable and disable sequences are as follows:

```
CMU->OSCENCMD = CMU_OSCENCMD_AUXHFRCOEN;
while ((CMU->STATUS & CMU_STATUS_AUXHFRCOENS) != CMU_STATUS_AUXHFRCOENS);

CMU->OSCENCMD = CMU_OSCENCMD_AUXHFRCODIS;
while ((CMU->STATUS & CMU_STATUS_AUXHFRCOENS) == CMU_STATUS_AUXHFRCOENS);
```

#### Note:

When using AUXHFRCO as the debug trace clock (as selected in CMU\_DBGCLKSEL), it must be stopped before entering EM2 or EM3.

#### 11.3.2.2 Oscillator Start-up Time and Time-out

The start-up time differs per oscillator and the usage of an oscillator clock can further be delayed by a time-out. The LFRCO, LFXO and the HFXO have a configurable time-out which is set by software in the (various) TIMEOUT bitfields of the CMU\_LFRCOCTRL, CMU\_LFXOCTRL and CMU\_HFXOTIMEOUTCTRL registers respectively. The time-out delays the assertion of the READY signal for LFRCO, LFXO and HFXO and should allow for enough time for the oscillator to stabilize. The time-out can be optimized for the chosen crystal (for LFXO and HFXO) used in the application. In case LFRCO and/or LFXO has been retained throughout EM4 Hibernate/Shutoff, such retained oscillators can be quickly restarted for use as LFACLK, LFBCLK or LFECLK by using the minimum TIMEOUT settings for them. For the other RC oscillators (HFRCO, AUXHFRCO, and ULFRCO), the start-up time is known and a fixed time-out is used.

There are individual bits in the CMU\_STATUS register for each oscillator indicating the status of the oscillator:

- · ENABLED Indicates that the oscillator is enabled
- · READY Start-up time including time-out is exceeded

These status bits are located in the CMU\_STATUS register.

Additionaly, the HFXO has a second time-out counter which can be used to achieve deterministic start-up time based on timing from the LFXO, ULFRCO, or LFRCO. This second counter runs off LFECLK and can be programmed via the LFTIMEOUT bitfield in the CMU\_HFXOCTRL register. It can be used when waking up from EM2 when either ULFRCO, LFRCO or LFXO is already running and stable. In this case the HFXO ready assertion can be delayed with the number of LFECLK cycles as programmed in LFTIMEOUT. The HFXO ready signal is asserted when both the TIMEOUT counter (configured via the CMU\_HFXOTIMEOUTCTRL register) and the LFTIMEOUT counter (configured via CMU\_HFXOCTRL register) have timed out as shown in Figure 11.3 CMU Deterministic HFXO startup using LFTIMEOUT on page 307. The TIMEOUT should cover the actual crystal startup time. Typically the time base used for the TIMEOUT counter is not as accurate as the time base accuracy that can be achieved for the LFTIMEOUT counter, specifically if that one is based on the LFXO timing. If LFTIMEOUT is triggered before TIMEOUT is triggered, then the LFTIMEOUTERR bitfield in CMU\_IF will be set to 1. Note that use of LFTIMEOUT requires that the peripheral causing the wake-up is on the LFECLK domain. The intended use scenario is for example to wake up from EM2 by the RTCC triggering RAC wake-up via the PRS, which in turn can wake up the entire system. The RAC wake-up causes an automatic start of the HFXO in case the AUTOSTARTRDYSELRAC bit in CMU\_HFXOCTRL is set to 1. Assertion of the HFXO ready signal, and therefore the radio start timing, can then be made deterministic by using LFTIMEOUT.




Figure 11.3. CMU Deterministic HFXO startup using LFTIMEOUT

The startup behavior of the HFXO also depends on how and how long the HFXO is disabled. This can be controlled by configuring the XTI2GND, and XTO2GND bitfields in the CMU\_HFXOCTRL register.

#### 11.3.2.3 Switching Clock Source

The HFRCO oscillator is a low energy oscillator with extremely short start-up time. Therefore, this oscillator is always chosen by hardware as the clock source for HFCLK when the device starts up (e.g. after reset and after waking up from EM2 Deep Sleep and EM3 Stop). After reset, the HFRCO frequency is 19 MHz.

Software can switch between the different clock sources at run-time. For example, when the HFRCO is the clock source, software can switch to HFXO by writing the field HF in the CMU\_HFCLKSEL command register. See Figure 11.4 CMU Switching from HFRCO to HFXO before HFXO is ready on page 308 for a description of the sequence of events for this specific operation.

#### Note:

Before switching the HFCLKSRC to HFXO via the HF bitfield in CMU\_HFCLKSEL it is important to first enable the HFXO. Switching to a disabled oscillator will effectively stop HFSRCCLK and only a reset can recover the system.

When selecting an oscillator which has been enabled, but which is not ready yet, the HFSRCCLK will stop for the duration of the oscillator start-up time since the oscillator driving it is not ready. This effectively stalls the Core Modules and the High-Frequency Peripherals. It is possible to avoid this by first enabling the target oscillator (e.g. HFXO) and then waiting for that oscillator to become ready before switching the clock source. This way, the system continues to run on the HFRCO until the target oscillator (e.g. HFXO) has timed out and provides a reliable clock. This sequence of events is shown in Figure 11.5 CMU Switching from HFRCO to HFXO after HFXO is ready on page 309.

A separate flag is set when the oscillator is ready. This flag can also be configured to generate an interrupt.




Figure 11.4. CMU Switching from HFRCO to HFXO before HFXO is ready




Figure 11.5. CMU Switching from HFRCO to HFXO after HFXO is ready

Switching clock source for LFACLK, LFBCLK, and LFECLK is done by setting the LFA, LFB and LFE bitfields in CMU\_LFACLKSEL, CMU\_LFBCLKSEL and CMU\_LFECLKSEL respectively. To ensure no stalls in the Low Energy Peripherals, the clock source should be ready before switching to it.

## Note:

To save energy, remember to turn off all oscillators not in use.

#### 11.3.2.4 HFXO Configuration

The High Frequency Crystal Oscillator needs to be configured to ensure safe startup for the given crystal. Refer to the device data sheet and application notes for guidelines in selecting correct components and crystals as well as for configuration trade-offs.

The HFXO crystal is connected to the HFXTAL N/HFXTAL P pins as shown in Figure 11.6 HFXO Pin Connection on page 310




Figure 11.6. HFXO Pin Connection

By default the HFXO is started in crystal mode, but it is possible to connect an active external sine wave or square wave clock source to the HFXTAL\_N pin of the HFXO. By configuring the MODE field in CMU\_HFXOCTRL to EXTCLK, the HFXO can be bypassed and the source clock can be provided through the HFXTAL\_N pin.

Upon enabling the HFXO, a hardware state machine sequentially applies the configurable startup state and steady state control settings from the CMU\_HFXOSTARTUPCTRL and CMU\_HFXOSTEADYSTATECTRL registers. Configuration is required for both the startup state and the steady state of the HFXO. After reaching the steady operation state of the HFXO, further optimization can optionally be performed to optimize the HFXO for noise and current consumption. Optimization for noise can be performed by an automatic Peak Detection Algorithm (PDA). Optimization for current can be performed by an automatic Shunt Current Optimization algorithm (SCO). HFXO operation is possible without PDA and SCO at the cost of higher noise and current consumption than required. Note that the HFXO circuit supports only crystals in the frequency range from 38-40 MHz, and is therefore only supported at voltage scale level 2. See 10.3.9 Voltage Scaling for more details.

Upon fully disabling the HFXO, the HFXTAL\_N and HFXTAL\_P pins can optionally be automatically pulled to ground as configured via the XTI2GND and XTO2GND bits respectively from the CMU\_HFXOCTRL register. Do not set XTI2GND to 1 when the HFXO is in EXTCLK mode and an external wave is connected.




Figure 11.7. CMU HFXO control state machine

Refer to the device data sheet to find the configuration values for a given crystal. The startup state configuration needs to be written into the IBTRIMXOCORE and CTUNE bitfields of the CMU\_HFXOSTARTUPCTRL register. The duration of the startup phase is configured in the STARTUPTIMEOUT bitfield of the CMU\_HFXOTIMEOUTCTRL register. Similarly, the device data sheet provides the steady

state configuration depending on the crystal's CL, RESR and oscillation frequency. This configuration is programmed into the IBTRIM-XOCORE, REGISH and CTUNE bitfields of the CMU\_HFXOSTEADYSTATECTRL register. The minimum duration of the steady phase is configured in the STEADYTIMEOUT bitfield of the CMU\_HFXOTIMEOUTCTRL register.

All HFXO configuration needs to be performed prior to enabling the HFXO via HFXOEN in CMU\_OSCENCMD unless noted otherwise. The HFXOENS flag in CMU\_STATUS indicates if the HFXO has been successfully enabled. Once the HFXO startup time (STARTUPTI-MEOUT plus STEADYTIMEOUT) has exceeded and oscillations begin, the HFXO is ready for use as indicated by the HFXORDY flag in CMU\_STATUS. If PDA and SCO are enabled, the HFXOPEAKDETRDY and HFXOSHUNTOPTRDY flags in the CMU\_STATUS register indicate when these algorithms are ready and it is advised to also wait for these flags before using the HFXO.

The HFXO crystal bias current may be optimized and set to a value which decreases output phase noise without sacrificing PSR. This is done by programming the recommended IBTRIMXOCORE value into the CMU\_HFXOSTEADYSTATECTRL register. The built-in Peak Detector Algorithm (PDA) performs further optimization to accommodate for process variations. Once PDA is ready as indicated by the HFXOPEAKDETRDY flag, the found optimal bias current setting is available in the IBTRIMXOCORE bitfield of the CMU\_HFXOTRIMSTATUS register. This IBTRIMXOCORE setting should be saved and can be applied directly during a future HFXO startup as a low noise setting by programming it into the corresponding bitfield in CMU\_HFXOSTEADYSTATECTRL while the HFXO is off.

If low noise is not required, the same PDA algorithm can be configured to optimize the HFXO for low current consumption by enabling LOWPOWER in the CMU\_HFXOCTRL register before starting up the HFXO. The found IBTRIMXOCORE setting can be saved as a future low current setting.

Default PDA is started automatically once the HFXO has become ready. Repeated PDA can be triggered by writing HFXOPEAKDET-START to 1 in the CMU\_CMD register. PDA can also be triggered only by the command register by configuring PEAKDETSHUNTOPT-MODE to CMD in the CMU\_HFXOCTRL register before starting the HFXO. For PDA to work correctly, the REGISHUPPER bitfield of CMU\_HFXOSTEADYSTATECTRL should be programmed to the value of the steady state REGISH + 3. The PEAKDETTIMEOUT bitfield in the CMU\_HFXOTIMEOUTCTRL register is used to time the PDA steps and needs to be configured according to the device data sheet for the given crystal. The PEAKDETEN bitfield of the CMU\_HFXOSTEADYSTATECTRL register is only used during manual (i.e. fully software controlled) peak detection and is ignored during automatic or command based triggering of the PDA. Note that the manual PDA mode is not recommended for general usage and therefore it is not further described. PDA should not be used when using an external wave as clock source.

Current consumption can be (further) reduced by running Shunt Current Optimization (SCO) after PDA. Once SCO is ready as indicated by the HFXOSHUNTOPTRDY flag, the found optimal regulator output current setting is available in the REGISH bitfield of the CMU\_HFXOTRIMSTATUS register. This REGISH setting should be saved and can be applied directly during a future HFXO startup as a low current setting by programming it into the corresponding bitfield in CMU\_HFXOSTEADYSTATECTRL while the HFXO is off. Normally SCO is run only for initial HFXO start up. The amplitude of the oscillator is not strongly dependent on temperature, but further optimization may be done each time that the temperature changes significantly. In that case, run SCO again by writing HFXOSHUNTOPTSTART to 1 in the CMU\_CMD register. SCO depends on the LOWPOWER setting in the CMU\_HFXOCTRL and needs to be rerun if that value has been changed. SCO should not be run when the HFXO is in use by the Radio Transceiver.

Default SCO is started automatically once the HFXO has become ready and PDA has finished. Repeated SCO can be triggered by writing HFXOSHUNTOPTSTART to 1 in the CMU\_CMD register. SCO can also be triggered only by the command register by configuring PEAKDETSHUNTOPTMODE to CMD in the CMU\_HFXOCTRL register before starting the HFXO. For SCO to work correctly, the REGISHUPPER bitfield of CMU\_HFXOSTEADYSTATECTRL should be programmed to the value of the steady state REGISH + 3. The SHUNTOPTTIMEOUT bitfield in the CMU\_HFXOTIMEOUTCTRL register is used to time the SCO steps and needs to be configured according to the device data sheet for the given crystal. The REGSELILOW bitfield of the CMU\_HFXOSTEADYSTATECTRL register is only used during manual (i.e. fully software controlled) shunt current optimization and is ignored during automatic or command based triggering of the SCO. Note that the manual SCO mode is not recommended for general usage and therefore it is not further described.

#### 11.3.2.4.1 Automatic HFXO Start

The enabling of the HFXO and its selection as HFSRCCLK source can be performed automatically by hardware. Automatic HFXO enable and select can for example be used upon wake-up of the Radio Controller (RAC). Automatic control of the HFXO is controlled via the AUTOSTARTRDYSELRAC, AUTOSTARTSELEM0EM1 and AUTOSTARTEM0EM1 bits in the CMU\_HFXOCTRL register. It further depends on the energy mode of the EFR32 and on the status of the RAC.

The HFXO autostart functionality is typically used when the RAC is used. The RAC module always requires the HFXO for its operation. The hardware requirement from RAC for an HFXO based HFSRCCLK is indicated in the HFXOREQ bitfield of the CMU\_STATUS register. This requirement in itself does not lead to an automatic enable or select of the HFXO.

An automatic HFXO enable is performed only if any of the following conditions are met:

- EFR32 is in EM0/EM1 and AUTOSTARTEM0EM1 or AUTOSTARTSELEM0EM1 are set to 1.
- · RAC is awake and AUTOSTARTRDYSELRAC is set to 1.

An automatic HFXO select is performed only if any of the following conditions is met:

- EFR32 is in EM0/EM1 and AUTOSTARTSELEM0EM1 is set to 1.
- RAC is awake, HFXO is ready, and AUTOSTARTRDYSELRAC is set to 1.

Whenever any of the conditions for automatic HFXO enable is met, software is not allowed to disable the HFXO. An attempt to do so (e.g. by writing 1 to the HFXODIS bit) is ignored and causes the HFXODISERR bit in the CMU\_IF register to be set to 1. Similarly, whenever any of the conditions for automatic HFXO selection is met, software is not allowed to deselect the HFXO as clock source for HFSRCCLK. An attempt to do so (e.g. by selecting another clock source via CMU\_HFCLKSEL) is ignored and causes the HFXODISERR bit in the CMU\_IF register to be set to 1. Note that CMUERR is not implied by HFXODISERR. CMUERR will not get set to 1 for the above scenarios in which HFXODISERR gets set.

Software can only disable or deselect the HFXO after removing all of the HFXO automatic enable or select reasons. Note that if the autostart functionality is not used, software can always disable or deselect the HFXO even if hardware requires the HFXO as indicated via HFXOREQ bitfield in CMU\_STATUS. The HFXODISERR flag will not get set in that case. The HFXO is only disabled by hardware upon EM2, EM3 or EM4 entry.

In case that AUTOSTARTSELEM0EM1 is set to 1 in EM0/EM1 (irrespective of the other autostart bits), the HFXO select will occur immediately, even if HFXO is not ready yet. Upon wake-up into EM0/EM1 this can therefore lead to a relatively long startup time as the system will not start operating from the HFRCO as it would otherwise do. In case of an automatic select triggered by the RAC (while AUTOSTARTSELEM0EM1 is set to 0), such a select will only occur upon the HFXO becoming ready and software can select and use another clock source in the mean time.

A typical use scenario of the AUTOSTARTRDYSELRAC bit is as follows. Set the AUTOSTARTRDYSELRAC bit in the CMU\_HFXOCTRL register to 1 and set up the RTCC to periodically generate a compare match. Setup a PRS channel which uses this RTCC compare match as its source and allow the PRS channel to cause a wake-up into EM1. Setup the RAC to use the PRS channel as its source for TXEN or RXEN. Now, when the EFR32 is in EM2 and the RTCC generates a compare match, a wake-up into EM1 will occur and the HFXO will automatically start and become selected after which the RAC can perform its work and trigger a transition back into EM2 when done. The system started, used, and stopped the HFXO without ever being in EM0.

Note that the user should take care that the settings in the MSC\_READCTRL and CMU\_CTRL registers, as described in 11.3.3 Configuration for Operating Frequencies, are compatible with 40 MHz HFXO operation before enabling the HFXO automatic startup feature. A basic automatic HFXO start scenario is shown in Figure 11.8 CMU Automatic Startup and Selection of HFXO on page 314.




Figure 11.8. CMU Automatic Startup and Selection of HFXO

If an automatic selection of HFXO is performed, which switches the clock source used for HFSRCCLK, then the HFXOAUTOSW bit in CMU\_IF is set to 1. After automatic enable and selection of the HFXO, the HFRCO is automatically disabled in case it is running. The disabling of a running HFRCO is signalled via the HFRCODIS bit in CMU\_IF. This only applies to the HFRCO. If for example the LFXO was used as HFSRCCLK at the time of automatic selection of the HFXO, the LFXO remains unaffected.

The interaction between automatic HFXO startup and selection with startup and selection of HFRCO is shown in Figure 11.9 CMU HFRCO startup/selection while awaiting automatic HFXO startup/selection on page 314 and Figure 11.10 CMU Automatic HFXO startup/selection while HFRCO started/selected on page 315.




Figure 11.9. CMU HFRCO startup/selection while awaiting automatic HFXO startup/selection




Figure 11.10. CMU Automatic HFXO startup/selection while HFRCO started/selected

## 11.3.2.5 LFXO Configuration

The Low Frequency Crystal Oscillator (LFXO) is default configured to ensure safe startup for all crystals. In order to optimize startup time and power consumption for a given crystal, it is possible to adjust the startup gain in the oscillator by programming the GAIN field in CMU LFXOCTRL. Recommendations for the GAIN setting are as follows:

- 1. C0 must be < 2 pF
- 2. For 12.5 pF < CL < 18 pF, GAIN = 3
- 3. For 8 pF < CL < 12.5 pF, GAIN = 2
- 4. For 6 pF < CL < 8 pF, GAIN = 1
- 5. For CL = 6 pF. GAIN = 0

Refer to the device data sheet and application notes for guidelines in selecting correct components and crystals as well as for configuration trade-offs.

The LFXO can be retained on in EM4 Hibernate/Shutoff. In that case its required configuration is latched/retained throughout EM4 even though the CMU\_LFXOCTRL register itself will be reset. Upon EM4 exit, the CMU\_LFXOCTRL register therefore needs to be reconfigured to its original settings and the LFXO needs to be restarted via CMU\_OSCENCMD, before optionally unlatching the retained LFXO configuration by writing 1 to EM4UNLATCH in the EMU\_CMD register. The LFXO startup time is configured via the TIMEOUT bitfield of the CMU\_LFXOCTRL register. If the LFXO has been retained throughout EM4 Hibernate/Shutoff, it can be quickly restarted for use as LFACLK, LFBCLK or LFECLK by using its minimum TIMEOUT setting. While retained, the LFXO can be used down to EM4 Hibernate as source for LFECLK and down to EM4 Shutoff as source for RFSENSECLK and CRYOCLK.

The LFXO crystal is connected to the LFXTAL N/LFXTAL P pins as shown in Figure 11.11 LFXO Pin Connection on page 316




Figure 11.11. LFXO Pin Connection

By configuring the MODE field in CMU\_LFXOCTRL, the LFXO can be bypassed, and an external clock source can be connected to the LFXTAL\_N pin of the LFXO oscillator. If MODE is set to BUFEXTCLK, an external active sine source can be used as clock source. If MODE is set to DIGEXTCLK, an external active CMOS source can be used as clock source.

The LFXO includes on-chip tunable capacitance, which can replace external load capacitors. The TUNING bitfield of the CMU\_LFXOCTRL register is used to tune the internal load capacitance connected between LFXTAL\_P and ground and LFXTAL\_N and ground symmetrically. The capacitance range and step size information is available in the device data sheets. Use the formula below to calculate the TUNING bitfield:

TUNING = ((desiredTotalLoadCap \* 2 - Min(C<sub>LFXO T</sub>)) / C<sub>LFXO TS</sub>)

Figure 11.12. CMU LFXO Tuning Capacitance Equation

These tunable capacitors can also be used to compensate for temperature drift of the XTAL in software. Crystals normally have a temperature dependency which is given by a parabolic function. The crystal has highest frequency at its turnover temperature, normally 25C. The frequency is reduced following a parabola for higher and lower temperatures. The LFXO offers a mechanism to internally add capacitance on the LFXTAL\_N and LFXTAL\_P pins (in parallel to an optional external load capacitance). The variation in frequency as a function of temperature can therefore be compensated by adjusting the load capacitance. When the temperature compensation scheme is used, the maximum internal capacitance should be used to obtain good frequency matching at the turnover temperature. For higher and lower temperatures software then has the maximum range available to adjust the tuning. The external load capacitance must then of course be reduced accordingly. Note that the ADC0 (26. ADC - Analog to Digital Converter) includes an embedded temperature sensor and that the EMU (10. EMU - Energy Management Unit) offers a temperature management interface, both of which can be used in combination with this LFXO temperature compensation scheme.

The XTAL oscillation amplitude can be controlled via the HIGHAMPL bitfield in CMU\_LFXOCTRL. Setting HIGHAMPL to 1 will result in higher amplitude, which in turn provides safer operation, somewhat improved duty cycle, and lower sensitivity to noise at the cost of increased current consumption.

The AGC bit of the CMU\_LFXOCTRL register is used to turn on or off the Automatic Gain Control module that adjusts the amplitude of the XTAL. When disabled, the LFXO will run at the startup current and the XTAL will oscillate rail to rail, again providing safer operation, improved duty cycle, and lower sensitivity to noise at the cost of increased current consumption.

## 11.3.2.6 HFRCO and AUXHFRCO Configuration

It is possible to calibrate the HFRCO and AUXHFRCO to achieve higher accuracy (see the device data sheets for details on accuracy). The frequency is adjusted by changing the TUNING and FINETUNING bitfields in CMU\_HFRCOCTRL and CMU\_AUXHFRCOCTRL. Changing to a higher value will result in a lower frequency. Refer to the data sheet for stepsize details.

The HFRCO can be set to one of several different frequency bands from 1 MHz to 38 MHz by setting the FREQRANGE field in CMU\_HFRCOCTRL. Similarly the AUXHFRCO can be set to one of several different frequency bands from 1 MHz to 38 MHz by setting the FREQRANGE field in CMU\_AUXHFRCOCTRL. The HFRCO and AUXHFRCO frequency bands are calibrated during production test, and the production tested calibration values can be read from the Device Information (DI) page. The DI page contains separate tuning values for various frequency bands. During reset, HFRCO and AUXHFRCO tuning values are set to the production calibrated values for the 19 MHz band, which is the default frequency band. When changing to a different HFRCO or AUXHFRCO band, make sure to also update the TUNING value and other bitfields in the CMU\_HFRCOCTRL and CMU\_AUXHFRCOCTRL registers. Typically the entire register is written with a value obtained from the Device Information (DI) page. Refer to 4.6 DI Page Entry Map for information on which frequency band settings are stored in the DI page.

The frequency can be tuned more accurately via the FINETUNING bitfield if fine tuning has been enabled via the FINETUNINGEN bit. Note that there will be a slight increase in the oscillator current consumption when fine tuning is enabled. Note also that changing the value of FINETUNINGEN will result in a frequency shift, regardless of the FINETUNING field value. If the oscillator is to be used at different times with fine tuning enabled and disabled, it should be tuned separately for both settings. The HFRCO and AUXHFRCO contain a local prescaler, which can be used in combination with any FREQRANGE setting. These prescalers allow the output clocks to be divided by 1, 2, or 4 as configured in the CLKDIV bitfield.

When using 11.3.2.8 RC Oscillator Calibration to tune HFRCO and AUXHFRCO to the desired frequency, linear search must be used to avoid over clocking the calibration counters. Before changing the FREQRANGE field in CMU\_HFRCOCTRL, TUNING and FINETUNING fields should initially be set to the highest value (slowest frequency). After changing the FREQRANGE, linearly step TUNING value until desired frequency is reached. Likewise, before changing the TUNING field, FINETUNING field should initially be set to the highest value (lowest frequency). After changing the TUNING field, linearly step FINETUNING until accuracy is reached.

## 11.3.2.7 LFRCO Configuration

It is possible to calibrate the LFRCO to achieve higher accuracy (see the device data sheets for details on accuracy). The frequency is adjusted by changing the TUNING bitfield in CMU\_LFRCOCTRL. Changing to a higher value will result in a lower frequency. Refer to the data sheet for stepsize details.

The LFRCO can be retained on in EM4 Hibernate/Shutoff. In that case its required configuration is latched/retained throughout EM4 even though the CMU\_LFRCOCTRL register itself will be reset. Upon EM4 exit the CMU\_LFRCOCTRL register therefore needs to be reconfigured to its original settings and the LFRCO needs to be restarted via CMU\_OSCENCMD, before optionally unlatching the retained LFRCO configuration by writing 1 to EM4UNLATCH in the EMU\_CMD register. The LFRCO startup time is configured via the TIMEOUT bitfield of the CMU\_LFRCOCTRL register. Default its 16 cycle startup should be used. However, in case the LFRCO has been retained throughout EM4 Hibernate/Shutoff, it can be quickly restarted for use as LFACLK or LFBCLK by using its minimum TIMEOUT setting. While retained, the LFRCO can be used down to EM4 Hibernate as source for LFECLK and down to EM4 Shutoff as source for RFSENSECLK and CRYOCLK.

The LFRCO is also calibrated in production and its TUNING values are set to the correct value during reset.

The LFRCO can be put in duty cycle mode by setting the ENVREF bit in CMU\_LFRCOCTRL to 1 before starting the LFRCO. This will reduce current consumption, but will result in slightly worse accuracy especially at high temperatures. Setting the ENCHOP and/or ENDEM bitfields to 1 in the CMU\_LFRCOCTRL register will improve the average LFRCO frequency accuracy at the cost of a worse cycle-to-cycle accuracy.

#### 11.3.2.8 RC Oscillator Calibration

The CMU has built-in HW support to efficiently calibrate the RC oscillators (LFRCO, HFRCO, AUXHFRCO, etc) at run-time. For a complete list of supported oscillators, refer to DOWNSEL and UPSEL fields in CMU\_CALCTRL. See Figure 11.13 HW-support for RC Oscillator Calibration on page 318 for an illustration of this circuit. The concept is to select a reference and compare the RC frequency with the reference frequency. When the calibration circuit is started, one down-counter running on a selectable clock (DOWNSEL in CMU\_CALCTRL) and one up-counter running on a selectable clock (UPSEL in CMU\_CALCTRL) are started simultaneously. The top value for the down-counter must be written to CMU\_CALCNT before calibration is started. The down-counter counts for CMU\_CALCNT+1 cycles. When the down-counter has reached 0, the up-counter is sampled and the CALRDY interrupt flag is set. If CONT in CMU\_CALCTRL is cleared, the counters are stopped after finishing the ongoing calibration. If continuous mode is selected by setting CONT in CMU\_CALCTRL the down-counter reloads the top value and continues counting and the up-counter restarts from 0. Software can then read out the sampled up-counter value from CMU\_CALCNT. The up-counter has counted (the sampled value)+1 cycles. The ratio between the reference and the oscillator subject to the calibration can easily be found using top+1 and sample+1. Overflows of the up-counter will not occur. If the up-counter reaches its top value before the down-counter reaches 0, the up-counter stays at its top value. Calibration can be stopped by writing CALSTOP in CMU\_CMD. With this HW support, it is simple to write efficient calibration algorithms in software.




Figure 11.13. HW-support for RC Oscillator Calibration

The counter operation for single and continuous mode are shown in Figure 11.14 Single Calibration (CONT=0) on page 319 and Figure 11.15 Continuous Calibration (CONT=1) on page 319 respectively.




Figure 11.14. Single Calibration (CONT=0)




Figure 11.15. Continuous Calibration (CONT=1)

#### 11.3.3 Configuration for Operating Frequencies

The HFXO is capable of frequencies up to 40 MHz, which allows the EFR32 to run at up to this frequency. However the Memory System Controller (MSC) and the Low Energy Peripheral Interface need to be configured correctly to allow operation at higher frequencies as explained below.

The MODE bitfield in MSC\_READCTRL makes sure the flash is able to operate at the given HFCLK frequency by inserting wait states for flash accesses. The required settings for controlling flash wait states are shown in Table 11.2 MSC Configuration for Operating Frequencies, at 1.2V: Flash Wait States on page 320. The WSHFLE bitfield in CMU\_CTRL is used to ensure that the Low Energy Peripheral Interface is able to operate at the given HFBUSCLK<sub>LE</sub> frequency by inserting wait states when using this interface. The required settings are shown in Table 11.4 LE Configuration for Operating Frequencies: Low Energy Peripheral Interface on page 320.

The RAMxCACHEN bits in MSC\_RAMCTRL enable RAM read caching on the specified bank. When RAM read caching is enabled, sequential addresses will be cached when the RAM is read, speeding up sequential accesses such as those typical of DMA operations. A RAM cache operation does require extra energy, so this feature should normally not be used when most accesses are expected to be non-sequential to save power. This feature is only available on certain RAM banks - refer to the MSC\_RAMCTRL register definition.

Before going to a high frequency, make sure the registers in the table have the correct values. When going down in frequency, make sure to keep the registers at the values required by the higher frequency until after the switch has been done.

Table 11.2. MSC Configuration for Operating Frequencies, at 1.2V: Flash Wait States

Condition	MODE in MSC_READCTRL
HFCLK <= 25 MHz	WS0 or above
25 MHz < HFCLK <= 40 MHz	WS1 or above

Table 11.3. MSC Configuration for Operating Frequencies, at 1.0V: Flash Wait States

Condition	MODE in MSC_READCTRL
HFCLK <= 7 MHz	WS0 or above
7 MHz < HFCLK <= 14 MHz	WS1 or above

Table 11.4. LE Configuration for Operating Frequencies: Low Energy Peripheral Interface

Condition	WSHFLE in CMU_CTRL
HFBUSCLK <sub>LE</sub> <= 32 MHz	0 / 1
HFBUSCLK <sub>LE</sub> > 32 MHz	1

#### 11.3.4 Energy Modes

The availability of oscillators and system clocks depends on the chosen energy mode. Default the high frequency oscillators (HFRCO, AUXHFRCO, and HFXO) and high frequency clocks (HFSRCLK, HFCLK, HFCDRECLK, HFBUSCLK, HFPERCLK, HFRADIOCLK, HFCLKLE) are available downto EM1 Sleep. From EM2 Deep Sleep onwards these oscillators and clocks are normally off, although special cases exist as summarized in Table 11.5 Oscillator and Clock Availability in Energy Modes on page 321 and Table 10.2 EMU Energy Mode Overview on page 231. The CMU overview figure in Figure 11.1 CMU Overview - High Frequency Portion on page 298 and Figure 11.2 CMU Overview - Low Frequency Portion on page 299 also indicate which oscillators and clocks can be used in what energy modes.

The low frequency oscillators (LFRCO and LFXO) are available in all energy modes except in EM3 Stop when they are off by definition. Default these oscillators are also off in EM4 Hibernate and EM4 Shutoff, but they can be retained on in these states as well if needed. The ultra low frequency oscillator (ULFRCO) is default on in all energy modes, except for EM4 Shutoff, but it can be retained on in that mode as well if needed. The low frequency clocks (LFACLK, LFBCLK, LFECLK, WDOGnCLK, RFSENSECLK, and CRYOCLK) are in various power domains and therefore their availability not only depends on the chosen clock source, but also on the chosen energy mode as indicated in Table 11.5 Oscillator and Clock Availability in Energy Modes on page 321.

Table 11.5. Oscillator and Clock Availability in Energy Modes

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hibernate	EM4 Shutoff
HFRCO	On <sup>1</sup>	Off	Off	Off	Off
HFXO	On <sup>1</sup>	Off	Off	Off	Off
AUXHFRCO	On <sup>1</sup>	On <sup>2</sup>	On <sup>2</sup>	Off	Off
LFRCO, LFXO	On <sup>1</sup>	On <sup>1</sup>	Off	Retained on <sup>3</sup>	Retained on <sup>3</sup>
ULFRCO	On	On	On	On	Retained on <sup>3</sup>
HFSRCLK, HFCLK, HFCORECLK, HFBUSCLK, HFPERCLK, HFRA- DIOCLK, HFCLKLE	On <sup>1</sup>	Off	Off	Off	Off
AUXCLK	On <sup>1</sup>	On <sup>2</sup>	On <sup>2</sup>	Off	Off
ADCnCLK	On <sup>1</sup>	On <sup>4</sup>	On <sup>4</sup>	Off	Off
LFACLK, LFBCLK	On <sup>1</sup>	On <sup>1</sup>	On <sup>5</sup>	Off	Off
LFECLK	On <sup>1</sup>	On <sup>1</sup>	On <sup>5</sup>	Retained on <sup>3</sup>	Off
WDOGnCLK	On <sup>1</sup>	On <sup>1</sup>	On <sup>5</sup>	Off	Off
CRYOCLK	On <sup>1</sup>	On <sup>1</sup>	On <sup>5</sup>	Retained on <sup>3</sup>	Retained on <sup>3</sup>

- Under software control.
- 2 Default off, but kept active if used by the ADC.
- 3 Default off, but can be retained on.
- 4 Will be kept on if AUXHFRCO is selected as clock source.
- 5 On only if ULFRCO is used as clock source.

#### 11.3.5 Clock Output on a Pin

It is possible to configure the CMU to output clocks on the CMU\_CLK0, CMU\_CLK1 and CMU\_CLK2 pins. This clock selection is done using the CLKOUTSEL0, CLKOUTSEL1 and CLKOUTSEL2 bitfields respectively in CMU\_CTRL. The required output pins must be enabled in the CMU\_ROUTEPEN register and the pin locations can be configured in the CMU\_ROUTELOC0 register. The following clocks can be output on a pin:

- HFSRCCLK and HFEXPCLK. The HFSRCCLK is the high frequency clock before any prescaling has been applied. The HFEXPCLK
  is a prescaled version of HFCLK as controlled by the HFEXPPRESC bitfield in the CMU HFPRESC register.
- The unqualified clock output from any of the oscillators (ULFRCO, LFRCO, LFXO, HFXO). Note that these unqualified clocks can
  exhibit glitches or skewed duty-cycle during startup and therefore these clock outputs are normally not used before observing the
  related ready flag being set to 1 in CMU\_STATUS.
- The qualified clock from any of the oscillators (ULFRCO, LFRCO, LFXO, HFXO, HFRCO, AUXHFRCO). A qualified clock will not
  have any glitches or skewed duty-cycle during startup. For LFRCO, LFXO and HFXO correct configuration of the TIMEOUT bitfield(s) in CMU\_LFRCOCTRL, CMU\_LFXOCTRL and CMU\_HFXOTIMEOUTCTRL respectively is required to guarantee a properly
  qualified clock.
- · The qualified HFXO clock divided by 2 (HFXODIV2Q).

HFCLK will not have a 50-50 duty cycle when any other division factor than 1 is used in CMU\_HFPRESC (i.e. if PRESC is not equal to 0). In such a case, the exported HFEXPCLK will therefore also not be 50-50 when its division factor is not set to an even number in CMU\_HFEXPPRESC.

#### 11.3.6 Clock Input From a Pin

It is possible to configure the CMU to input a clock from the CMU\_CLKI0. This clock can be selected to drive HFSRCCLK reference using CMU\_HFCLKSEL. The required input pin must be enabled in the CMU\_ROUTEPEN register and the pin location can be configured in the CMU\_ROUTELOC1 register.

## 11.3.7 Clock Output on PRS

The CMU can be used as a PRS producer. It can output clocks onto PRS which can be selected by a consumer as CMUCLKOUT0, CMUCLKOUT1 and CMUCLKOUT2. The clocks which can be produced via CMUCLKOUT0, CMUCLKOUT1 and CMUCLKOUT2 are selected via the CLKOUTSEL0, CLKOUTSEL1 and CLKOUTSEL2 fields respectively in CMU\_CTRL.

Note that the CLKOUTSEL0 and CLKOUTSEL1 fields are also used for selecting which clock is output onto a pin as described in 11.3.5 Clock Output on a Pin. In contrast with clock output on a pin however, output of a clock onto PRS does not depend on any configuration of the CMU\_ROUTEPEN and CMU\_ROUTELOC0 registers.

## 11.3.8 Error Handling

Certain restrictions apply to how and when the CMU registers can be configured as is described for the respective registers. Not adhering to these restrictions can lead to unpredictable and non-defined behaviour. Some of these software restrictions are checked in hardware and not adhering to them will cause the CMUERR interrupt flag in CMU\_IF to be set to 1. The restrictions impacting CMUERR are as follows:

- · CMU HFRCOCTRL should not be written while HFRCOBSY in the CMU SYNCBUSY register is set to 1.
- CMU\_AUXHFRCOCTRL should not be written while AUXHFRCOBSY in the CMU\_SYNCBUSY register is set to 1.
- CMU\_HFXOSTARTUPCTRL, CMU\_HFXOSTEADYSTATECTRL and CMU\_HFXOTIMEOUTCTRL should not be written while
  HFXOBSY in the CMU\_SYNCBUSY register is set to 1. Note that writes to CMU\_HFXOCTRL do not impact CMUERR. Although
  most of its bitfields need to be configured before enabling the HFXO, it it allowed to change the AUTOSTART bits (i.e. AUTOSTARTRDYSELRAC, AUTOSTARTSELEM0EM1 and AUTOSTARTEM0EM1) at any time.
- HFXO should not be enabled before it has been properly disabled (so only enable HFXO when HFXOENS=0 or HFXOBSY=0). Likewise, HFXO should not be disabled before it has been properly enabled (so only disable HFXO when HFXOENS=1 or HFXOBSY=0).
- CMU\_LFRCOCTRL should not be written while LFRCOBSY in the CMU\_SYNCBUSY register is set to 1. The GMCCURTUNE bit-field should not be written with a differing value while the LFRCOVREFBSY flag is set to 1.
- CMU LFXOCTRL should not be written while LFXOBSY in the CMU SYNCBUSY register is set to 1.

## 11.3.9 Interrupts

The interrupts generated by the CMU module are combined into one interrupt vector. If CMU interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in CMU IF and their corresponding bits in CMU IEN are set.

## 11.3.10 Wake-up

The CMU can be (partially) active all the way down to EM4 Shutoff. It can wake up the CPU from EM2 upon LFRCO or LFXO becoming ready as LFRCORDY and LFXORDY can be used as wake-up interrupt.

## 11.3.11 Protection

It is possible to lock the control- and command registers to prevent unintended software writes to critical clock settings. This is control-led by the CMU\_LOCK register.

# 11.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CMU_CTRL	RW	CMU Control Register
0x010	CMU_HFRCOCTRL	RWH	HFRCO Control Register
0x018	CMU_AUXHFRCOCTRL	RW	AUXHFRCO Control Register
0x020	CMU_LFRCOCTRL	RW	LFRCO Control Register
0x024	CMU_HFXOCTRL	RW	HFXO Control Register
0x02C	CMU_HFXOSTARTUPCTRL	RW	HFXO Startup Control
0x030	CMU_HFXOSTEADYSTATECTRL	RW	HFXO Steady State Control
0x034	CMU_HFXOTIMEOUTCTRL	RW	HFXO Timeout Control
0x038	CMU_LFXOCTRL	RW	LFXO Control Register
0x050	CMU_CALCTRL	RW	Calibration Control Register
0x054	CMU_CALCNT	RWH	Calibration Counter Register
0x060	CMU_OSCENCMD	W1	Oscillator Enable/Disable Command Register
0x064	CMU_CMD	W1	Command Register
0x070	CMU_DBGCLKSEL	RW	Debug Trace Clock Select
0x074	CMU_HFCLKSEL	W1	High Frequency Clock Select Command Register
0x080	CMU_LFACLKSEL	RW	Low Frequency A Clock Select Register
0x084	CMU_LFBCLKSEL	RW	Low Frequency B Clock Select Register
0x088	CMU_LFECLKSEL	RW	Low Frequency E Clock Select Register
0x090	CMU_STATUS	R	Status Register
0x094	CMU_HFCLKSTATUS	R	HFCLK Status Register
0x09C	CMU_HFXOTRIMSTATUS	R	HFXO Trim Status
0x0A0	CMU_IF	R	Interrupt Flag Register
0x0A4	CMU_IFS	W1	Interrupt Flag Set Register
0x0A8	CMU_IFC	(R)W1	Interrupt Flag Clear Register
0x0AC	CMU_IEN	RW	Interrupt Enable Register
0x0B0	CMU_HFBUSCLKEN0	RW	High Frequency Bus Clock Enable Register 0
0x0C0	CMU_HFPERCLKEN0	RW	High Frequency Peripheral Clock Enable Register 0
0x0CC	CMU_HFRADIOALTCLKEN0	RW	High Frequency Alternate Radio Peripheral Clock Enable Register 0
0x0E0	CMU_LFACLKEN0	RW	Low Frequency a Clock Enable Register 0 (Async Reg)
0x0E8	CMU_LFBCLKEN0	RW	Low Frequency B Clock Enable Register 0 (Async Reg)
0x0F0	CMU_LFECLKEN0	RW	Low Frequency E Clock Enable Register 0 (Async Reg)
0x100	CMU_HFPRESC	RW	High Frequency Clock Prescaler Register
0x108	CMU_HFCOREPRESC	RW	High Frequency Core Clock Prescaler Register
0x10C	CMU_HFPERPRESC	RW	High Frequency Peripheral Clock Prescaler Register
0x110	CMU_HFRADIOPRESC	RW	High Frequency Radio Peripheral Clock Prescaler Register

Offset	Name	Туре	Description
0x114	CMU_HFEXPPRESC	RW	High Frequency Export Clock Prescaler Register
0x120	CMU_LFAPRESC0	RW	Low Frequency a Prescaler Register 0 (Async Reg)
0x128	CMU_LFBPRESC0	RW	Low Frequency B Prescaler Register 0 (Async Reg)
0x130	CMU_LFEPRESC0	RW	Low Frequency E Prescaler Register 0 (Async Reg)
0x138	CMU_HFRADIOALTPRESC	RW	High Frequency Alternate Radio Peripheral Clock Prescaler Register
0x140	CMU_SYNCBUSY	R	Synchronization Busy Register
0x144	CMU_FREEZE	RW	Freeze Register
0x150	CMU_PCNTCTRL	RWH	PCNT Control Register
0x15C	CMU_ADCCTRL	RWH	ADC Control Register
0x170	CMU_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x174	CMU_ROUTELOC0	RW	I/O Routing Location Register
0x178	CMU_ROUTELOC1	RW	I/O Routing Location Register
0x180	CMU_LOCK	RWH	Configuration Lock Register

#### 11.5 Register Description

### 11.5.1 CMU CTRL - CMU Control Register

11.5.1 C	WIU_	CII	XL - '	CIVIC	<i>,</i> C	onu	OI F	keg	ster																								
Offset															Bi	t Po	sitio	on															
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	9	6	∞	7	9	u	Q	4	က	2	- (	0
Reset											_	1				0										0x0					OxO	2	
Access											Z.	RW				₩ M										<u>}</u>					<u>۸</u>		
Name																CIRCHITSELO																	
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																	
31:22	Re	serv	/ed				To tio		ure	com	pati	bility	wit	h fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	0 0.	Мо	re ii	nfori	ma	tioi	n in	1.2	Cor	ven-	
21	HF	RAE	DIOC	LKE	N		1				RW	/	ı	HFR	ADI	ОС	LK E	Enal	ble														
	Se	t to	enab	le th	e F	IFR	ADI	OCI	K.																								

31:22	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
21	HFRADIOCLKEN	1	RW	HFRADIOCLK Enable
	Set to enable the HF	RADIOCLK.		
20	HFPERCLKEN	1	RW	HFPERCLK Enable
	Set to enable the HF	PERCLK.		

19:17 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 0 16 **WSHFLE** RW Wait State for High-Frequency LE Interface

Set to allow access to LE peripherals when running HFBUSCLK<sub>LE</sub> at frequencies higher than 32 MHz

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-15:9 Reserved tions

CLKOUTSEL1 0x0 RW **Clock Output Select 1** 

Controls the clock output 1 multiplexer. To actually output on the pin, set CLKOUT1PEN in CMU\_ROUTE.

Value	Mode	Description
0	DISABLED	Disabled
1	ULFRCO	ULFRCO (directly from oscillator)
2	LFRCO	LFRCO (directly from oscillator)
3	LFXO	LFXO (directly from oscillator)
6	HFXO	HFXO (directly from oscillator)
7	HFEXPCLK	HFEXPCLK
9	ULFRCOQ	ULFRCO (qualified)
10	LFRCOQ	LFRCO (qualified)
11	LFXOQ	LFXO (qualified)
12	HFRCOQ	HFRCO (qualified)
13	AUXHFRCOQ	AUXHFRCO (qualified)

8:5

Bit	Name	Reset	Access	Description
	14	HFXOQ		HFXO (qualified)
	15	HFSRCCLK		HFSRCCLK
4	Reserved	To ensure comp	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	CLKOUTSEL0	0x0	RW	Clock Output Select 0
	Controls the clock	output multiplexer. T	To actually	output on the pin, set CLKOUT0PEN in CMU_ROUTE.
	Value	Mode		Description
	0	DISABLED		Disabled
	1	ULFRCO		ULFRCO (directly from oscillator)
	2	LFRCO		LFRCO (directly from oscillator)
	3	LFXO		LFXO (directly from oscillator)
	6	HFXO		HFXO (directly from oscillator)
	7	HFEXPCLK		HFEXPCLK
	9	ULFRCOQ		ULFRCO (qualified)
	10	LFRCOQ		LFRCO (qualified)
	11	LFXOQ		LFXO (qualified)
	12	HFRCOQ		HFRCO (qualified)
	13	AUXHFRCOQ		AUXHFRCO (qualified)
	14	HFXOQ		HFXO (qualified)
	15	HFSRCCLK		HFSRCCLK

### 11.5.2 CMU\_HFRCOCTRL - HFRCO Control Register

Write this register to set the frequency band in which the HFRCO is to operate. Always update all fields in this register at once by writing the value for the desired band, which has been obtained from the Device Information page entry for that band. The TUNING, FINE-TUNING, FINE-TUNING, FINE-TUNINGEN and CLKDIV bitfields can be used to tune a specific band (FREQRANGE) of the oscillator to a non-preconfigured frequency. When changing this setting there will be no glitches on the HFRCO output, hence it is safe to change this setting

even while the system is running on the HFRCO. Only write CMU\_HFRCOCTRL when it is ready for an update as indicated by HFRCOBSY=0 in CMU\_SYNCBUSY.

Offset															В	it Po	siti	on														
0x010	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	RWH         0 NWH           RWH         0 NWH           RWH         0 NWH           RWH         0 NWH																	•			7	Š							0x7F			
Access	RWH RWH RWH HW HWH																				[ } Y							RWH				
Name		CEBBOX	V NET		FINETUNINGEN	2	CLADIV	ГРОНР		CMPBIAS				FREQRANGE															TUNING			

>	ш	<u>ပ</u>		O		Ц		Щ	<b>H</b>
Name		Re	eset	Ac	cess	Description	1		
VREFTC		0x	В	RV	VH	HFRCO Ter	nperatu	re Coefficient Trim or	n Comparator Reference
Writing this fie	ld adj	usts th	e ten	nperature o	coeffici	ient trim on co	mparato	or reference.	
FINETUNING	EN	0		RV	VH	Enable Ref	erence 1	for Fine Tuning	
Settings this b	it ena	ıbles H	IFRC	O fine tunir	ng.				
CLKDIV		0x	0	RV	VH	Locally Div	ide HFR	CO Clock Output	
Writing this fie	ld cor	nfigure	s the	HFRCO cl	ock ou	utput divider.			
Value		Мо	ode			Description			
0		Dľ	V1			Divide by 1.			
1		Dľ	V2			Divide by 2.			
2		DI	V4			Divide by 4.			
LDOHP		1		RV	VH	HFRCO LD	O High	Power Mode	
Settings this b	it put	s the H	IFRC	O LDO in h	nigh po	ower mode.			
CMPBIAS		0x	2	RV	VH	HFRCO Co	mparato	or Bias Current	
Writing this fie	ld adj	usts th	e HF	RCO comp	parato	r bias current.			
FREQRANGE	-	0x	08	RV	VH	HFRCO Fre	quency	Range	
Writing this fie	ld adj	usts th	e HF	RCO frequ	ency i	range.			
Reserved				ıre compat	ibility v	with future dev	vices, alv	ways write bits to 0. Mo	ore information in 1.2 Conven-
FINETUNING		0x	1F	RV	VH	HFRCO Fin	e Tunin	g Value	
				RCO fine t	uning	value. Higher	value m	eans lower frequency.	Fine tuning is only enabled
Reserved				ire compat	ibility v	with future dev	vices, alv	ways write bits to 0. Mo	ore information in 1.2 Conven-
TUNING		0x	7F	RV	VH	HFRCO Tur	ning Val	ue	
	Name  VREFTC  Writing this field  FINETUNING  Settings this become of the setting	Name  VREFTC  Writing this field adj  FINETUNINGEN  Settings this bit ena  CLKDIV  Writing this field cor  Value  0  1  2  LDOHP  Settings this bit puts  CMPBIAS  Writing this field adj  FREQRANGE  Writing this field adj  Reserved  FINETUNING  Writing this field adj  when FINETUNING  Reserved	Name  VREFTC  Ox  Writing this field adjusts the FINETUNINGEN  Settings this bit enables H  CLKDIV  Ox  Writing this field configure  Value  Mo  DI  1  DII  2  DI  LDOHP  1  Settings this bit puts the H  CMPBIAS  Ox  Writing this field adjusts the FREQRANGE  Ox  Writing this field adjusts the FREQRANGE  FINETUNING  Ox  Writing this field adjusts the H  Reserved  To tio  FINETUNING  Ox  Writing this field adjusts the H  Reserved  To tio  Reserved  To tio	Name  VREFTC  0xB  Writing this field adjusts the tent FINETUNINGEN  Settings this bit enables HFRCO CLKDIV  0x0  Writing this field configures the  Value  Mode  DIV1  DIV2  DIV4  LDOHP  Settings this bit puts the HFRCO CMPBIAS  0x2  Writing this field adjusts the HF FREQRANGE  0x08  Writing this field adjusts the HF Reserved  To ensutations  FINETUNING  0x1F  Writing this field adjusts the HF when FINETUNINGEN is set.  Reserved  To ensutations	Name Reset According this field adjusts the temperature of FINETUNINGEN 0 RV Settings this bit enables HFRCO fine tuning this field configures the HFRCO closures the HFRCO LDO in the CMPBIAS 0x2 RV Writing this field adjusts the HFRCO comparison of the HFRCO fine to the HFRCO fine fine to the HFRCO fine to the HFR	Name Reset Access VREFTC 0xB RWH Writing this field adjusts the temperature coeffice FINETUNINGEN 0 RWH Settings this bit enables HFRCO fine tuning. CLKDIV 0x0 RWH Writing this field configures the HFRCO clock of Value Mode 0 DIV1 1 DIV2 2 DIV4  LDOHP 1 RWH Settings this bit puts the HFRCO LDO in high por CMPBIAS 0x2 RWH Writing this field adjusts the HFRCO comparato FREQRANGE 0x08 RWH Writing this field adjusts the HFRCO frequency Reserved To ensure compatibility to tions  FINETUNING 0x1F RWH Writing this field adjusts the HFRCO fine tuning when FINETUNINGEN is set.  Reserved To ensure compatibility to tions	Name Reset Access Description VREFTC 0xB RWH HFRCO Ter Writing this field adjusts the temperature coefficient trim on co FINETUNINGEN 0 RWH Enable Ref. Settings this bit enables HFRCO fine tuning.  CLKDIV 0x0 RWH Locally Div Writing this field configures the HFRCO clock output divider.  Value Mode Description 0 DIV1 Divide by 1. 1 DIV2 Divide by 2. 2 DIV4 Divide by 4.  LDOHP 1 RWH HFRCO LD Settings this bit puts the HFRCO LDO in high power mode.  CMPBIAS 0x2 RWH HFRCO Co Writing this field adjusts the HFRCO comparator bias current.  FREQRANGE 0x08 RWH HFRCO Free Writing this field adjusts the HFRCO frequency range.  Reserved To ensure compatibility with future dev tions  FINETUNING 0x1F RWH HFRCO Fine Writing this field adjusts the HFRCO fine tuning value. Higher when FINETUNINGEN is set.  Reserved To ensure compatibility with future dev tions	Name Reset Access Description  VREFTC 0xB RWH HFRCO Temperature Writing this field adjusts the temperature coefficient trim on comparator of the Enable Reference of Settings this bit enables HFRCO fine tuning.  CLKDIV 0x0 RWH Locally Divide HFR Writing this field configures the HFRCO clock output divider.  Value Mode Description  0 DIV1 Divide by 1.  1 DIV2 Divide by 2.  2 DIV4 Divide by 4.  LDOHP 1 RWH HFRCO LDO High Settings this bit puts the HFRCO LDO in high power mode.  CMPBIAS 0x2 RWH HFRCO Comparator bias current.  FREQRANGE 0x08 RWH HFRCO Frequency Writing this field adjusts the HFRCO frequency range.  Reserved To ensure compatibility with future devices, always from the FINETUNING 0x1F RWH HFRCO Fine Tuning Writing this field adjusts the HFRCO fine tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the tuning value. Higher value members of the PRCO of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher value members of the PRCO of the Tuning value. Higher val	Name Reset Access Description  VREFTC 0xB RWH HFRCO Temperature Coefficient Trim of Writing this field adjusts the temperature coefficient trim on comparator reference.  FINETUNINGEN 0 RWH Enable Reference for Fine Tuning Settings this bit enables HFRCO fine tuning.  CLKDIV 0x0 RWH Locally Divide HFRCO Clock Output Writing this field configures the HFRCO clock output divider.  Value Mode Description  0 DIV1 Divide by 1.  1 DIV2 Divide by 2.  2 DIV4 Divide by 4.  LDOHP 1 RWH HFRCO LDO High Power Mode Settings this bit puts the HFRCO LDO in high power mode.  CMPBIAS 0x2 RWH HFRCO Comparator Bias Current Writing this field adjusts the HFRCO comparator bias current.  FREQRANGE 0x08 RWH HFRCO Frequency Range Writing this field adjusts the HFRCO frequency range.  Reserved To ensure compatibility with future devices, always write bits to 0. Moditions  FINETUNING 0x1F RWH HFRCO Fine Tuning Value  Writing this field adjusts the HFRCO fine tuning value. Higher value means lower frequency, when FINETUNINGEN is set.  Reserved To ensure compatibility with future devices, always write bits to 0. Moditions

### 11.5.3 CMU\_AUXHFRCOCTRL - AUXHFRCO Control Register

Write this register with the production calibrated values from the Device Info pages. The TUNING, FINETUNING, FINETUNINGEN and CLKDIV bitfields can be used to tune a specific band (FREQRANGE) of the oscillator to a non-preconfigured frequency. Only write CMU\_AUXHFRCOCTRL when it is ready for an update as indicated by AUXHFRCOBSY=0 in CMU\_SYNCBUSY.

Offset			Bit Position	
0x018	31 30 29 28	27 26 25 27 24 23 23 21 21	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 0 4 0 7 0
Reset	0xB	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0×08	0x7F
Access	RW	W	RW W	RW
Name	VREFTC	FINETUNINGEN CLKDIV LDOHP CMPBIAS	FREQRANGE	JUNING

	> R	T Z		O			Z	Ž Į
Bit	Name		Reset	Ac	cess De	scription		
31:28	VREFTC		0xB	RW	/ AU en	-	erature Coefficient Trin	n on Comparator Refer-
	Writing this field	d adjust	s the te	mperature c	oefficient t	rim on comparato	or reference.	
27	FINETUNINGE	EN	0	RW	/ En	able Reference	for Fine Tuning	
	Settings this bi	t enable	s AUXH	HFRCO fine	tuning.			
26:25	CLKDIV		0x0	RW	/ Lo	cally Divide AU)	KHFRCO Clock Output	
	Writing this field	d config	ures the	e AUXHFRC	O clock ou	ıtput divider.		
	Value		Mode		De	scription		
	0		DIV1		Div	ride by 1.		
	1		DIV2		Div	ride by 2.		
	2		DIV4		Div	ride by 4.		
24	LDOHP		1	RW	/ AU	XHFRCO LDO H	ligh Power Mode	
	Settings this bi	t puts th	e AUXŀ	HFRCO LDC	in high po	ower mode.		
23:21	CMPBIAS		0x2	RW	/ AU	XHFRCO Comp	arator Bias Current	
	Writing this field	d adjust	s the Al	JXHFRCO o	comparato	bias current.		
20:16	FREQRANGE		0x08	RW	/ AU	XHFRCO Frequ	ency Range	
	Writing this field	d adjust	s the Al	UXHFRCO f	requency i	ange.		
15:14	Reserved		To ens	ure compati	bility with f	uture devices, al	ways write bits to 0. Mor	e information in 1.2 Conven-
13:8	FINETUNING		0x1F	RW	/ AU	XHFRCO Fine T	uning Value	
	Writing this field bled when FIN	•			ine tuning	value. Higher val	ue means lower frequer	ncy. Fine tuning is only ena-
7	Reserved		To ens	ure compati	bility with t	uture devices, al	ways write bits to 0. Mor	e information in 1.2 Conven-

# 11.5.4 CMU\_LFRCOCTRL - LFRCO Control Register

Offset	Bit Position																	
0x020	30 30 28 28	27	25	23	7 6	2 8	19	8	17	16	15	4	13	12	7	2	0	8 2 0 4 8 7 - 0
Reset	0x8		0x1			0x0		-	-	0			•		·	•		0x100
Access	XX XX		W.			RW		Ŋ N	₩ W	Ŋ N								RW
Name	GMCCURTUNE		TIMEOUT			VREFUPDATE		ENDEM	ENCHOP	ENVREF								TUNING
Bit	Name		Reset		-	Acces	s	Des	crip	tion								
31:28	GMCCURTUN	E	0x8		F	RW		Tuni	ing	of G	imc	Cur	rrer	nt				
	therefore vary between devices.  Reserved  To ensure compatibility with future devices, always write bits to 0. More informations															reset, and the reset value might		
27:26	Reserved  To ensure compatibility with future devices, always write bits to a tions  TIMEOUT  0x1  RW  LFRCO Timeout  Configures the start-up delay for LFRCO. Do not change while LFRCO is enabled. When															to 0	More information in 1.2 Conven-	
25:24	TIMEOUT		0x1		F	RW		LFR	СО	Tim	eou	ıt						
	TIMEOUT 0x1 RW LFRCO Timeout  Configures the start-up delay for LFRCO. Do not change while LFRCO is enabled. When starting up the LFRCO after been completely turned off, use TIMEOUT=16cycles. If the LFRCO has been retained on in EM4, then the TIMEOUT cles configuration is also allowed when re-enabling the LFRCO after EM4 exit (as it is still running).															n in EM4, then the TIMEOUT=2cy		
	Value		Mode					Des	cript	ion								
	0		2CYCL	ES			•	Time	eout	per	iod (	of 2	сус	les				
	1		16CYC	LES			•	Time	eout	per	iod (	of 16	6 су	cles	3			
	2		32CYC	LES				Time	eout	per	iod (	of 32	2 су	cles	3			
23:22	Reserved		To ens	ure co	тр	atibility	y wit	th fu	ture	dev	rices	s, alv	way	'S W	rite	bits	to 0	More information in 1.2 Conven-
21:20	VREFUPDATE		0x0		F	RW	-	Con	trol	Vre	f Up	odat	e R	ate				
	Specify Vref up therefore differ		te. This	field c	an I	oe upo	date	d wi	th th	ie pr	odu	ctio	n te	st v	alue	e du	ring	reset, and the reset value might
	Value		Mode					Des	cript	ion								
	0		32CYC	LES			,	32 c	lock	s.								
	1		64CYC	LES				64 c	lock	S.								
	2		128CY	CLES				128	cloc	ks.								
	3		256CY	CLES	•			256	cloc	ks.								
19	Reserved		To ens	ure co	тр	atibility	y wit	th fu	ture	dev	rices	s, alv	way	's W	rite	bits	to 0	More information in 1.2 Conven-
18	ENDEM		1		F	RW		Ena	ble	Dyn	ami	ic El	lem	ent	Ма	tch	ng	
	Set to enable of	lynamic	elemen	t mato	chin	g. This	s im	prov	es a	vera	age	freq	uer	псу	accı	urac	y at	the cost of increased jitter.

Bit	Name	Reset	Access	Description
17	ENCHOP	1	RW	Enable Comparator Chopping
	Set to enable co	mparator chopping	g. This improv	res average frequency accuracy at the cost of increased jitter.
16	ENVREF	0	RW	Enable Duty Cycling of Vref
	Set to enable du	ty cycling of vref. (	Clear during c	alibration of LFRCO. Only change when LFRCO is off.
15:9	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	TUNING	0x100	RW	LFRCO Tuning Value
	•	•		the higher the value, the lower the frequency). This field is updated with the ereset value might therefore vary between devices.

# 11.5.5 CMU\_HFXOCTRL - HFXO Control Register

Name  Reset  Access  Description  Reserved  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  AUTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up and HFXO selection when ready on RAC wake-up. Allowed to change at any time.  AUTOSTARTSE- LEM0EM1  This bit enables automatic start-up and immediate selection of the HFXO when in EM0/EM1 (also after entry from EM2/EM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXO becomes ready. Allowed to change at any time.																																		
	Name  Reserved  Name  Reserved  To ensure compatibilitions  AUTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up and time.  AUTOSTARTSE- LEM0EM1  This bit enables automatic start-up and immeed im														В	it F	Pos	tio	n						T					_				T
31	30	29	28	27	26	25	23 74	ì	22	2	20		19	18	17	4	5 4	2 ;	4	13	12	7	9	6	∞	7	9	2	7	r c	n (	7	_	0
	0	0	0			0x0																	0	0	0				0X0					0
	Z.	₩ M	₩ M			₩ M																	8	₩ M	₩ W				₩   					ZW W
	AUTOSTARTRDYSELRAC	AUTOSTARTSELEM0EM1	AUTOSTARTEM0EM1			LFTIMEOUT																	XT02GND		LOWPOWER				PEAKDETSHUNTOPTMODE					MODE
Na	me					Rese	et			Ad	ces	ss	[	Des	crip	otic	on																	
Re	serv								es,	alv	/ays	s W	rite l	oits t	o 0.	Мо	re i	nfori	mati	on	in 1	.2 (	Con	ver	7-									
_			RTR	RV	V						_	/ St	tart	HF	XC	on	RA	C W	ake	-up	and	d Se	lec	t It	Up	on								
		t ena	able	s au	and	d F	HF)	KO:	sele	ecti	on v	vhe	n r	ead	ly o	n R/	AC v	vake	e-up	. Al	lowe	ed to	ch	ang	ge a	at ar	ny							
			RTS	E-		0				RV	V								tart	an	d S	elec	t of	HF	хо	Up	on E	MO	/EN	11 E	Entr	у		
																																	12/	
			R-			0				R۱	V		ļ	Aut	oma	atio	cally	/ St	tart	of	HF	хо	Upo	n El	M0/I	EM	1 En	itry	Fro	m	EM	2/E	М3	
																	10/E	M1	(al	so a	afte	r en	try fi	om	EM	2/E	M3)	with	nou	t ca	usii	ng a	an	
Re	serv	⁄ed						c	om	npat	ibili	ty	witl	h fu	ture	e de	evic	es,	alv	ays	s W	rite l	oits t	o 0.	Мо	re i	nfori	mati	on	in 1	.2 (	Con	iver	1-
LF	TIMI	EOL	JT			0x0				R۱	٧		H	ΗFX	(O L	Lov	v Fr	equ	uer	су	Tin	neo	ut											
Со	nfigı	ures	the	staı	rt-up	dela	y for	HF	=X(	O m	eas	sur	ed	in L	_FE	CL	K c	/cle	es. (	Onl	y cł	nang	e w	hen	botl	h H	FXC	an	d L	FEC	CLK	are	e of	f.
Val	lue					Mode	Э							Des	crip	tio	n																	_
0						0CY	CLES	3					7	Γime	eou	t pe	erio	d of	0 0	cycl	es	(disa	able	d)										
1						2CY	CLES	3					7	Γime	eou	t pe	erio	d of	2 (	cycl	les													
2						4CY	CLES	3					7	Γime	eou	t pe	erio	d of	4 (	cycl	les													
3						16C\	/CLE	S					7	Γime	eou	t pe	erio	d of	16	су	cles	8												
4													T	Γime	eou	t pe	erio	d of	32	су	cles	\$												
5																_																		
6						1KC	YCLE	ES					7	Γime	eou	t pe	erio	d of	10	24	сус	les												
	Na Re AU SE Thin timm AU LE Thin aut Re Co Val 0 1 2 3 4 5	Name Reserve AUTOS SELRA This bit time.  AUTOS TEMOE This bit automa Reserve LFTIMI Configu Value 0 1 2 3 4 5	Name Reserved AUTOSTAL SELRAC This bit ena time. AUTOSTAL LEM0EM1 This bit ena automatic I Reserved  LFTIMEOU Configures Value 0 1 2 3 4 5	Name  Reserved  AUTOSTARTS SELRAC This bit enable time.  AUTOSTARTS LEM0EM1 This bit enable e	Name Reserved  AUTOSTARTRDY-SELRAC This bit enables autime.  AUTOSTARTSE-LEM0EM1 This bit enables autime.  AUTOSTARTEMOEM1 This bit enables autime.	Name  Reserved  AUTOSTARTRDY- SELRAC  This bit enables autom time.  AUTOSTARTSE- LEM0EM1  This bit enables autom EM3). Note that setting AUTOSTAR- TEM0EM1  This bit enables autom automatic HFXO select  Reserved  LFTIMEOUT  Configures the start-up  Value  0  1  2  3  4  5	Name Reserved To entions  AUTOSTARTSE- LEMOEM1  This bit enables automatic statements bit enables automatic statements bit enables automatic statements.  AUTOSTARTSE- LEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM1  This bit enables automatic statements bit enables automatic statements.  AUTOSTAR- TEMOEM	Name  Reset  Reserved  To ensure tions  AUTOSTARTRDY- 0 SELRAC  This bit enables automatic HFXO time.  AUTOSTARTSE- 0 LEM0EM1  This bit enables automatic start-uem tions  AUTOSTAR- 1  EM3). Note that setting this bit to automatic HFXO selection. Allow  Reserved  To ensure tions  LFTIMEOUT  Ox0  Configures the start-up delay for Value  Mode  O  OCYCLES  1  2CYCLES  3  16CYCLES  4  32CYCLES  5  64CYCLES	Name Reset  Reserved To ensure of tions  AUTOSTARTSE- LEMOEM1  This bit enables automatic HFXO stime.  AUTOSTAR- TEMOEM1  This bit enables automatic start-up EM3). Note that setting this bit to 1  AUTOSTAR- TEMOEM1  This bit enables automatic start-up automatic HFXO selection. Allowed the start-up delay for HF  Value Mode  0 0 0CYCLES  1 2CYCLES  4 32CYCLES  5 64CYCLES	Name Reset  Reserved To ensure contions  AUTOSTARTRDY- 0 SELRAC  This bit enables automatic HFXO startime.  AUTOSTARTSE- 0 LEMOEM1  This bit enables automatic start-up an EM3). Note that setting this bit to 1 will AUTOSTAR- TEMOEM1  This bit enables automatic start-up of automatic HFXO selection. Allowed to Reserved To ensure contions  LFTIMEOUT 0x0  Configures the start-up delay for HFXO  Value Mode  0 0 0CYCLES  1 2CYCLES  2 4CYCLES  3 16CYCLES  4 32CYCLES  5 64CYCLES	Name  Reset  ACTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up time.  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and im EM3). Note that setting this bit to 1 will started automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up and implementation in the selection of the automatic HFXO selection. Allowed to characteristics  AUTOSTAR- TEMOEM1  This bit enables automatic start-up and implementation in the selection in the selection of the selection in the sel	Name Reset Acces Reserved To ensure compatibilitions  AUTOSTARTSE- LEMOEM1 This bit enables automatic HFXO start-up and imme EM3). Note that setting this bit to 1 will stall H AUTOSTAR- TEMOEM1 This bit enables automatic start-up of the HF; automatic HFXO selection. Allowed to chang Reserved To ensure compatibilitions  LFTIMEOUT 0x0 RW Configures the start-up delay for HFXO mease Value Mode 0 0 0CYCLES 1 2CYCLES 2 4CYCLES 3 16CYCLES 5 64CYCLES 5 64CYCLES	Name  Reset  Access  Reserved  To ensure compatibility tions  AUTOSTARTREDY- SELRAC  This bit enables automatic HFXO start-up and htime.  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and immedic EM3). Note that setting this bit to 1 will stall HFXO automatic HFXO selection. Allowed to change a automatic HFXO selection.	Name  Reset  Access  Reserved  To ensure compatibility with tions  AUTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up and HFX time.  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and immediate EM3). Note that setting this bit to 1 will stall HFSR  AUTOSTAR- TEMOEM1  This bit enables automatic start-up of the HFXO wautomatic HFXO selection. Allowed to change at a selection.  Reserved  To ensure compatibility with tions  LFTIMEOUT  Ox0  RW  Configures the start-up delay for HFXO measured  Value  Mode  0  OCYCLES  1  2CYCLES  1  2CYCLES  3  16CYCLES  5  64CYCLES	Name  Reset  Access  Des  Reserved  To ensure compatibility with futions  AUTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up and Immediate sel EM3). Note that setting this bit to 1 will stall HFSRCCI  AUTOSTAR- TEM0EM1  This bit enables automatic start-up of the HFXO when automatic HFXO selection. Allowed to change at any  Reserved  To ensure compatibility with futions  LFTIMEOUT  Ox0  RW  Aut  Froi  To ensure compatibility with futions  LFTIMEOUT  Ox0  RW  HFXO  Configures the start-up delay for HFXO measured in Lettions  LFTIMEOUT  Ox0  RW  HFXO  Configures the start-up delay for HFXO measured in Lettions  LFTIMEOUT  Ox0  RW  HFXO  Configures the start-up delay for HFXO measured in Lettions  LFTIMEOUT  Ox0  RW  HFXO  Configures the start-up delay for HFXO measured in Lettions  LFTIMEOUT  Ox0  RW  HFXO  Configures the start-up delay for HFXO measured in Lettions  LFTIMEOUT  Ox0  RW  HFXO  Configures the start-up delay for HFXO measured in Lettions  LFTIMEOUT  Ox0  RW  HFXO  Time  1  2CYCLES  Time  3  16CYCLES  Time  4  32CYCLES  Time  5  64CYCLES  Time  5	Reserved   To ensure compatibility with future tions	Name  Reset Access Description Reserved To ensure compatibility with future do tions  AUTOSTARTSE- LEMOEM1 This bit enables automatic HFXO start-up and immediate selection EM3). Note that setting this bit to 1 will stall HFSRCCLK unterested the selection. Allowed to change at any time.  Reserved To ensure compatibility with future do tions  Automatic From EM2 To ensure compatibility with future do tions  Automatic HFXO selection. Allowed to change at any time.  Reserved To ensure compatibility with future do tions  Automatic HFXO selection. Allowed to change at any time.  Reserved To ensure compatibility with future do tions  LFTIMEOUT 0x0 RW HFXO Lox Configures the start-up delay for HFXO measured in LFECL Value Mode Description  0 0CYCLES Timeout po 1 2 4CYCLES Timeout po 1 1 2CYCLES Timeout po 1 1 32CYCLES Timeout po 1 1 Timeout po 1 Timeou	Name   Reset   Access   Description	Name  Reserved  To ensure compatibility with future devices, tions  AUTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up and HFXO selection whetime.  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and immediate selection of the EM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXC AUTOSTART- TEMOEM1  This bit enables automatic start-up of the HFXO when in EM0/EM1 automatic HFXO selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, tions  RW  Automatically Start-up and immediate selection of the EM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXC AUTOSTARTED-  This bit enables automatic start-up of the HFXO when in EM0/EM1 automatic HFXO selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, tions  LFTIMEOUT  0x0  RW  HFXO Low Frequency  Value  Mode  Description  0  0 CYCLES  Timeout period of the CYCLES  Timeout pe	Name   Reset   Access   Description	Name   Reset   Access   Description	Name  Reset  Access  Description  Reserved  To ensure compatibility with future devices, always without titions  AUTOSTARTRDY- SELRAC  AUTOSTARTSE- LEMOEM1  This bit enables automatic HFXO start-up and HFXO selection when ready of time.  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and immediate selection of the HFXO when the HFXO when the HFXO when the that setting this bit to 1 will stall HFSRCCLK until HFXO become:  AUTOSTART  BY  Automatically Start and Selection when ready of time.  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and immediate selection of the HFXO when the HFXO when the HFXO when the thin	Name  Reset  Access  Description  Reserved  To ensure compatibility with future devices, always write titions  AUTOSTARTRELLEMORTH  AUTOSTARTSE-  LEMOREM1  This bit enables automatic HFXO start-up and HFXO selection when ready on RA time.  AUTOSTARTSE-  LEMOREM1  This bit enables automatic start-up and immediate selection of the HFXO when in EM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXO becomes real automatic HFXO selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection of the HFXO when in EM0/EM1 (also after entautomatic HFXO selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices, always write the selection. Allowed to change at any time.  Reserved  To ensure compatibility with future devices.  Timeout period of 0 cycles (disc	Name  Reset  Access  Description  Reserved  To ensure compatibility with future devices, always write bits to times  AUTOSTARTRDY- SELRAC  This bit enables automatic HFXO start-up and HFXO selection when ready on RAC witnes.  AUTOSTARTSE- LEMGEM1  This bit enables automatic start-up and immediate selection of the HFXO when in EMEM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXO becomes ready.  AUTOSTART B- LEMGEM1  To ensure compatibility with future devices, always write bits to time.  AUTOSTARTSE- LEMGEM1  This bit enables automatic start-up and immediate selection of the HFXO when in EMEM2/EM3  This bit enables automatic start-up and immediate selection of the HFXO becomes ready.  AUTOSTART 0  RW  Automatically Start and Select of From EM2/EM3  This bit enables automatic start-up and immediate selection of the HFXO becomes ready.  AUTOSTART 0  RW  Automatically Start of HFXO Upon EM3/EM3/EM3/EM3/EM3/EM3/EM3/EM3/EM3/EM3/	Name  Reset Access Description  Reserved To ensure compatibility with future devices, always write bits to 0. dions  AUTOSTARTRDY- SELRAC This bit enables automatic HFXO start-up and immediate selection when ready on RAC wake time.  AUTOSTARTSE- LEMGEM1 This bit enables automatic start-up and immediate selection of the HFXO when in EMO/E EM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXO becomes ready. Allo  AUTOSTAR- TEMOEM1 This bit enables automatic start-up of the HFXO when in EMO/EM3). Note that setting this bit to 1 will stall HFSRCCLK until HFXO becomes ready. Allo  AUTOSTAR- Temoematic HFXO selection. Allowed to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices, always write bits to 0. divided to change at any time.  Reserved To ensure compatibility with future devices.  Rese	Name   Reset   Access   Description	Name  Reset  Access  Description  Reserved  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Continuous  AUTOSTARTRDY- STEINOCHT  This bit enables automatic start-up and immediate selection of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  AUTOSTARTSE- LEMOEM1  This bit enables automatic start-up and immediate selection of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  AUTOSTARTRDY- ORW  Automatically Start and Select of HFXO Upon EM0/EM1 Entry From EM2/EM3)  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  AUTOSTART OR RESERVED  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Continuous materials and the selection of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  AUTOSTART OR RESERVED  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Continuous materials with future devices, always write bits to 0. More information in 1.2 Continuous materials with future devices, always write bits to 0. More information in 1.2 Continuous materials with future devices, always write bits to 0. More information in 1.2 Continuous materials with future devices and future devices always write bits to 0. More information in 1.2 Continuous materials with future devices and future devices always write bits to 0. More information in 1.2 Continuous materials with future devices always write bits to 0. More information in 1.2 Continuous materials with future devices always write bits to 0. More information in 1.2 Continuous materials with future devices always write bits to 0. More information in 1.2 Continuous materials with future devices al	Name  Reset   Access   Description    Reserved   To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convertions  AUTOSTARTSE- LEMGEM1   Automatically Start HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up and immediate selection of the HFXO when in EMO/EM1 (also after entry from EM2/EM3)  AUTOSTARTSE- LEMGEM1   O RW   Automatically Start HFXO when in EMO/EM1 (also after entry from EM2/EM3)  AUTOSTARTSE- LEMGEM1   O RW   Automatically Start HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up and immediate selection of the HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EMO/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3)  When in EM0/EM1 (also after entry from EM2/EM3) without causing an automatic HFXO selection. Allowed to change at any time.  Reserved   To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  When in EM0/EM1 (also after entry from EM2/EM3) without causing an automatic HFXO selection. Allowed to change at any time.  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3) without causing an automatic here.  The second   To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3) without causing an automatic here.  The second						

Timeout period of 4096 cycles

**4KCYCLES** 

7

Bit	Name	Reset	Access	Description			
23:11	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-			
10	XTO2GND	0	RW	Clamp HFXTAL_P Pin to Ground When HFXO Oscillator is Off			
	Set to enable groun	iding of HFXTAL_	P pin when	HFXO oscillator is off			
9	XTI2GND	0	RW	Clamp HFXTAL_N Pin to Ground When HFXO Oscillator is Off			
	Set to enable groun source is supplied.	Set to enable grounding of HFXTAL_N pin when HFXO oscillator is off. Do not enable if MODE=EXTCLK and an e source is supplied.					
8	LOWPOWER	0	RW	Low Power Mode Control			
	Set LOWPOWER=0 tion).	0 for RF performa	nce. Set LC	DWPOWER=1 for non RF performance (not compatible with Radio opera-			
7:6	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-			
5:4	PEAKDETSHUN-	0x0	RW	HFXO Automatic Peak Detection and Shunt Current Optimization			
• • •	TOPTMODE			Mode			
	TOPTMODE  Set to AUTOCMD to			<b>Mode</b> k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).			
	TOPTMODE  Set to AUTOCMD to			k detection and shunt current optimization (MANUAL mode provides direct			
	TOPTMODE  Set to AUTOCMD to control of IBTRIMX0	OCORE, REGISH		k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).			
	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value	OCORE, REGISH Mode		k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-			
	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value  0	Mode AUTOCMD		k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used.  CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can			
3:1	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value  0	Mode AUTOCMD  CMD  MANUAL	I, PEAKDE	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used.  CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences.  CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are			
	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value  0  1	Mode AUTOCMD  CMD  MANUAL  To ensure con	I, PEAKDE	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used.  CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences.  CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready.			
3:1	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value  0  1  Reserved  MODE	Mode AUTOCMD  CMD  MANUAL  To ensure contions 0 ethe external sour	mpatibility v	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used.  CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences.  CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready.  with future devices, always write bits to 0. More information in 1.2 Conven-			
3:1	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value  0  1  Reserved  MODE  Set this to configure	Mode AUTOCMD  CMD  MANUAL  To ensure contions 0 ethe external sour	mpatibility v	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used.  CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences.  CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready.  with future devices, always write bits to 0. More information in 1.2 Conventional and the control of			
3:1	TOPTMODE  Set to AUTOCMD to control of IBTRIMXO  Value  0  1  2  Reserved  MODE  Set this to configure CMU_OSCENCMD	Mode AUTOCMD  CMD  MANUAL  To ensure contions 0 ethe external source.	mpatibility v	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).  Description  Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used.  CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences.  CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready.  with future devices, always write bits to 0. More information in 1.2 Conventional control in the control of the control in the control of the con			

# 11.5.6 CMU\_HFXOSTARTUPCTRL - HFXO Startup Control

Offset		Bit Position		
0x02C	31 30 28 28 27 27 28 29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	91 13 14 15 17 11 11 11 11 11 11 11 11 11 11 11 11	10 9 8 7	0 1 4 8 7 - 0
Reset		0x0A0		0x20
Access		RW		RW
Name		CTUNE		IBTRIMXOCORE

Bit	Name	Reset	Access	Description		
31:20	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-		
19:11	CTUNE	0x0A0	RW	Sets Oscillator Tuning Capacitance		
				phase of the HFXO. Capacitance on HFXTAL_N and HFXTAL_P (pF) = e 25pF (CLmax ~12.5pF). CL(DNLmax)=50fF ~ 0.6ppm (12.5ppm/pF).		
10:7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-		
6:0	IBTRIMXOCORE	0x20	RW	Sets the Startup Oscillator Core Bias Current		
	This IBTRIMXOCORE value is applied during the startup phase of the HFXO. Current (uA) = IBTRIMXOCORE X 40uA. Bits 6 and 5 may only me high in the crystal oscillator startup phase.					

# 11.5.7 CMU\_HFXOSTEADYSTATECTRL - HFXO Steady State Control

0x030	14 17 19 14 17 14 14 17 17 17 17 17 17 17 17 17 17 17 17 17		
	<u> </u>	10 9 8 7	0 0 0 7 0 0
Reset & O & O	0×168	0xA	0×07
Access $\stackrel{>}{\sim}$ $\stackrel{>}{\sim}$ $\stackrel{>}{\sim}$	RW	RW	RW
REGISHUPPER PEAKDETEN REGSELILOW	CTUNE	REGISH	IBTRIMXOCORE

	<u> </u>	בן מ		O	<u> </u>	Ш
Bit	Name	Reset	Access	Description		
31:28	REGISHUPPER	0xA	RW	Set Regulator Output Current + REGISHUPPER X 120uA	Level (shunt F	Regulator). lsh = 120uA
	Set to steady state	alue of REGIS	H + 3.			
27	Reserved	To ensure o	ompatibility	with future devices, always write b	oits to 0. More in	formation in 1.2 Conven-
26	PEAKDETEN	0	RW	Enables Oscillator Peak Detec	ctors	
	Direct control allowe	ed when PEAKI	DETSHUNTO	OPTMODE=MANUAL and HFXO i	is ready.	
25:24	REGSELILOW	0x3	RW	Controls Regulator Minimum Nominal	Shunt Current	Detection Relative to
	Steady state used d ready.	uring HFXO FS	SM. Direct co	ntrol allowed when PEAKDETSHI	UNTOPTMODE	=MANUAL and HFXO is
23:20	Reserved	To ensure o	ompatibility	with future devices, always write b	oits to 0. More in	formation in 1.2 Conven-
19:11	CTUNE	0x168	RW	Sets Oscillator Tuning Capaci	itance	
	current optimization	algorithms). Ca	apacitance o	state phase of the HFXO (as wel n HFXTAL_N and HFXTAL_P (pF x)=50fF ~ 0.6ppm (12.5ppm/pF).		
10:7	REGISH	0xA	RW	Sets the Steady State Regulat ulator)	tor Output Cur	rent Level (shunt Reg-
				state phase of the HFXO. Direct = 120uA + REGISH X 120uA.	control allowed	when PEAKDETSHUN-
6:0	IBTRIMXOCORE	0x07	RW	Sets the Steady State Oscillat	tor Core Bias C	Current.
	the peak detection	algorithm. Dire	ct control al	ne steady state phase of the HFX0 lowed when PEAKDETSHUNTOI and 5 may only be high in the cry	PTMODE=MAN	UAL and HFXO is ready.

#### 11.5.8 CMU\_HFXOTIMEOUTCTRL - HFXO Timeout Control

Offset		Bit Position	
0x034	33 30 30 30 30 30 30 30 30 30 30 30 30 3	61 81 7 91 91 81 71 81 81 81 81 81 81 81 81 81 81 81 81 81	1 0 0 8 7 8 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset		0x2	0x6 7x0
Access		RW RW	WA WA
Name		SHUNTOPTTIMEOUT	STEADYTIMEOUT

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
19:16	SHUNTOPTTIME- OUT	0x2	RW	Wait Duration in HFXO Shunt Current Optimization Wait State

Wait duration depends on the chosen XTAL (expected value is around 1 us). Program the desired duration measured in cycles of (at least) 83 ns.

	CYCLES	Timeout period of 2 cycles
1 1	CVCLES	
1 4	CYCLES	Timeout period of 4 cycles
2 1	6CYCLES	Timeout period of 16 cycles
3 3:	2CYCLES	Timeout period of 32 cycles
4 2	56CYCLES	Timeout period of 256 cycles
5 1	KCYCLES	Timeout period of 1024 cycles
6 2	KCYCLES	Timeout period of 2048 cycles
7 4	KCYCLES	Timeout period of 4096 cycles
8 8	KCYCLES	Timeout period of 8192 cycles
9 1	6KCYCLES	Timeout period of 16384 cycles
10 3	2KCYCLES	Timeout period of 32768 cycles

### 15:12 PEAKDETTIMEOUT 0xA RW Wait Duration in HFXO Peak Detection Wait State

Wait duration depends on the chosen XTAL (expected value is between 25 us and 200 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode	Description
0	2CYCLES	Timeout period of 2 cycles
1	4CYCLES	Timeout period of 4 cycles
2	16CYCLES	Timeout period of 16 cycles
3	32CYCLES	Timeout period of 32 cycles

Bit	Name	Reset	Access	Description
	4	256CYCLES		Timeout period of 256 cycles
	5	1KCYCLES		Timeout period of 1024 cycles
	6	2KCYCLES		Timeout period of 2048 cycles
	7	4KCYCLES		Timeout period of 4096 cycles
	8	8KCYCLES		Timeout period of 8192 cycles
	9	16KCYCLES		Timeout period of 16384 cycles
	10	32KCYCLES		Timeout period of 32768 cycles
11:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:4	STEADYTIMEOUT	0x6	RW	Wait Duration in HFXO Startup Steady Wait State

Wait duration depends on the chosen XTAL (expected value is around 100 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode		Description
0	2CYCLES		Timeout period of 2 cycles
1	4CYCLES		Timeout period of 4 cycles
2	16CYCLES		Timeout period of 16 cycles
3	32CYCLES		Timeout period of 32 cycles
4	256CYCLES		Timeout period of 256 cycles
5	1KCYCLES		Timeout period of 1024 cycles
6	2KCYCLES		Timeout period of 2048 cycles
7	4KCYCLES		Timeout period of 4096 cycles
8	8KCYCLES		Timeout period of 8192 cycles
9	16KCYCLES		Timeout period of 16384 cycles
10	32KCYCLES		Timeout period of 32768 cycles
STARTUPTIMEOUT	0x7	RW	Wait Duration in HFXO Startup Enable Wait State

Wait duration depends on the chosen XTAL (expected value is between 100 us and 1600 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode	Description
0	2CYCLES	Timeout period of 2 cycles
1	4CYCLES	Timeout period of 4 cycles
2	16CYCLES	Timeout period of 16 cycles
3	32CYCLES	Timeout period of 32 cycles
4	256CYCLES	Timeout period of 256 cycles
5	1KCYCLES	Timeout period of 1024 cycles
6	2KCYCLES	Timeout period of 2048 cycles
7	4KCYCLES	Timeout period of 4096 cycles
8	8KCYCLES	Timeout period of 8192 cycles

3:0

Bit	Name	Reset	Access	Description
	9	16KCYCLES		Timeout period of 16384 cycles
	10	32KCYCLES		Timeout period of 32768 cycles

### 11.5.9 CMU\_LFXOCTRL - LFXO Control Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset							0x7					0			2	) X	_	0		5	7		Š	Š					00X0			
Access							₽					W.			2	<u>}</u>	₩ N	₩ M		2	2		2	<u>}</u>					₩ M			
Name							TIMEOUT					BUFCUR			<u>a</u>	۲ 0 0	AGC	HIGHAMPL		2			L	<u> </u>					TUNING			

Bit	Name	Reset	Access	Description
31:27	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
26:24	TIMEOUT	0x7	RW	LFXO Timeout

Configures the start-up delay for LFXO. Do not change while LFXO is enabled. When starting up the LFXO after it has been completely turned off, use the TIMEOUT setting required by the XTAL. If the LFXO has been retained on in EM4, then the TIMEOUT=2cycles configuration is also allowed when re-enabling the LFXO after EM4 exit (as it is still running).

	Value	Mode		Description
	0	2CYCLES		Timeout period of 2 cycles
	1	256CYCLES		Timeout period of 256 cycles
	2	1KCYCLES		Timeout period of 1024 cycles
	3	2KCYCLES		Timeout period of 2048 cycles
	4	4KCYCLES		Timeout period of 4096 cycles
	5	8KCYCLES		Timeout period of 8192 cycles
	6	16KCYCLES		Timeout period of 16384 cycles
	7	32KCYCLES		Timeout period of 32768 cycles
23:21	Reserved	To ensure con tions	npatibility	y with future devices, always write bits to 0. More information in 1.2 Conven-
20	BUFCUR	0	RW	LFXO Buffer Bias Current
	The default value enabled.	is intended to cover	all use o	cases and reprogramming is not recommended. Do not change while LFXO is
19:18	Reserved	To ensure con tions	npatibility	y with future devices, always write bits to 0. More information in 1.2 Conven-
7:16	CUR	0x0	RW	LFXO Current Trim
	The default value enabled.	is intended to cover	all use o	cases and reprogramming is not recommended. Do not change while LFXO is
5	AGC	1	RW	LFXO AGC Enable
	Set this bit to ena	ble automatic gain c	ontrol wh	hich limits XTAL oscillation amplitude. Do not change while LFXO is enabled.
4	HIGHAMPL	0	RW	LFXO High XTAL Oscillation Amplitude Enable
	Set this bit to ena	ble high XTAL oscilla	ation am	plitude. Do not change while LFXO is enabled.
3	Reserved	To ensure con	npatibility	y with future devices, always write bits to 0. More information in 1.2 Conven-

tions

Bit	Name	Reset	Access	Description
12:11	GAIN	0x2	RW	LFXO Startup Gain
	The optimal valu Studio for more i		artup margin o	depends on the chosen XTAL. Refer to the device data sheet or Simplicity
10	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9:8	MODE	0x0	RW	LFXO Mode
		written to LFXOE		LFXO. Do not change while LFXO is enabled. The oscillator setting takes SCENCMD. The oscillator setting is reset to default when 1 is written to
	Value	Mode		Description
	0	XTAL		32768 Hz crystal oscillator
	1	BUFEXTC	_K	An AC coupled buffer is coupled in series with LFXTAL_N pin, suitable for external sinus wave (32768 Hz).
	2	DIGEXTCL	K	Digital external clock on LFXTAL_N pin. Oscillator is effectively by-passed.
7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6:0	TUNING	0x00	RW	LFXO Internal Capacitor Array Tuning Value
	•	ically (the higher th	•	acitance connected between LFXTAL_P and ground and LFXTAL_N and higher the capacitance, the lower the frequency). Only increment or decre-

# 11.5.10 CMU\_CALCTRL - Calibration Control Register

Offset					В	it Po	sition												
0x050	30 37 28 28 28	27 26 25 24	23	20 20	1	16	5 4	13	7 5	9	တ	∞	7	9	2	4	က	7	- 0
Reset		0×0			0×0							5			0X			d	OX O
Access		RW			Z.							≩			8			i	 }
Name		PRSDOWNSEL			PRSUPSEL							CONI			DOWNSEL			I. C	UPSEL
Bit	Name	Reset		Acces	s Descrip	otion													
31:28	Reserved	To ens tions	ure com	npatibilit	y with future	devi	ices, al	ways	write i	bits t	o 0. N	1ore	e in	form	atio	n in	1.2	Conv	⁄en-
27:24	PRSDOWNSE	EL 0x0		RW	PRS Se	lect	for PR	S Inp	out Wh	en S	Select	ed	in I	DOW	/NS	EL			
	Select PRS in	put for PRS base	ed calib	ration. C	Only change	nly change when calibration circuit is off.													
	Value	Mode			Description														
	0	PRSCI	Н0		PRS Channel 0 selected as input														
	1	PRSCI	H1		PRS Ch	PRS Channel 1 selected as input													
	2	PRSCI	H2	PRS Ch	PRS Channel 2 selected as input														
	3	PRSCI	H3		PRS Ch	PRS Channel 3 selected as input													
	4	PRSCI	H4		PRS Ch	PRS Channel 4 selected as input													
	5	PRSCI	H5		PRS Ch	nanne	l 5 sel	ectec	d as inp	ut									
	6	PRSCI	H6		PRS Ch														
	7	PRSCI			PRS Ch				•										
	8	PRSCI			PRS Ch				•										
	9	PRSCI			PRS Ch				-										
	10	PRSCI			PRS Ch														
	11	PRSCI	H11		PRS Ch	nanne	el 11 se	electe	ed as in	put									
23:20	Reserved	To ens tions	with future devices, always write bits to 0. More information in 1.2 Conven-										⁄en-						
19:16	PRSUPSEL	JPSEL 0x0 RW					PRS Select for PRS Input When Selected in UPSEL												
	Select PRS in	put for PRS base	ed calib	ration. C	Only change	whe	n calib	ratior	n circui	t is o	ff.								
	Value	Mode			Description														
	0	PRSCI	H0		PRS Channel 0 selected as input														
	1	PRSCI	H1		PRS Channel 1 selected as input														
	2	PRSCI	H2		PRS Channel 2 selected as input														
	3	PRSCI			PRS Channel 3 selected as input														
	4	4 PRSCH4					el 4 sel	ectec	d as inp	ut									

	Mana	Deset Ass	Beautistics
Bit	Name	Reset Acc	·
	5	PRSCH5	PRS Channel 5 selected as input
	6	PRSCH6	PRS Channel 6 selected as input
	7	PRSCH7	PRS Channel 7 selected as input
	8	PRSCH8	PRS Channel 8 selected as input
	9	PRSCH9	PRS Channel 9 selected as input
	10	PRSCH10	PRS Channel 10 selected as input
	11	PRSCH11	PRS Channel 11 selected as input
15:9	Reserved	To ensure compatible tions	ility with future devices, always write bits to 0. More information in 1.2 Conven-
8	CONT	0 RW	Continuous Calibration
	Set this bit to ena	able continuous calibration	
7	Reserved	To ensure compatible tions	ility with future devices, always write bits to 0. More information in 1.2 Conven-
6:4	DOWNSEL	0x0 RW	Calibration Down-counter Select
	Selects clock sou	irce for the calibration dow	n-counter. Only change when calibration circuit is off.
	Value	Mode	Description
	Value 0	Mode HFCLK	Select HFCLK for down-counter
	0	HFCLK	Select HFCLK for down-counter
	0	HFCLK HFXO	Select HFCLK for down-counter Select HFXO for down-counter
	0 1 2	HFCLK HFXO LFXO	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter
	0 1 2 3	HFCLK HFXO LFXO HFRCO	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter
	0 1 2 3 4	HFCLK HFXO LFXO HFRCO LFRCO	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter
3	0 1 2 3 4 5	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter
3 2:0	0 1 2 3 4 5	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter
	0 1 2 3 4 5 6 Reserved	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible tions 0x0 RW	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  Select PRS input selected by PRSDOWNSEL as down-counter
	0 1 2 3 4 5 6 Reserved	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible tions 0x0 RW	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  ility with future devices, always write bits to 0. More information in 1.2 Conven-
	0 1 2 3 4 5 6 Reserved UPSEL Selects clock sou	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible tions 0x0 RW  urce for the calibration up-or	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  ility with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0.
	0 1 2 3 4 5 6 Reserved UPSEL Selects clock sou	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS To ensure compatibutions 0x0 RW urce for the calibration up-o	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  ility with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0.
	0 1 2 3 4 5 6 Reserved UPSEL Selects clock sou Value 0	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible tions 0x0 RW urce for the calibration up-out Mode HFXO	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  ility with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with future devices, always write bits to 0. More information in 1.2 Conventity with
	0 1 2 3 4 5 6 Reserved UPSEL Selects clock sou Value 0 1	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible tions 0x0 RW urce for the calibration up-o	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  Calibration Up-counter Select  counter. Only change when calibration circuit is off.  Description  Select HFXO as up-counter  Select LFXO as up-counter
	0 1 2 3 4 5 6  Reserved  UPSEL Selects clock sou  Value 0 1 2	HFCLK HFXO LFXO HFRCO LFRCO AUXHFRCO PRS  To ensure compatible tions 0x0 RW arce for the calibration up-or Mode HFXO LFXO HFRCO	Select HFCLK for down-counter  Select HFXO for down-counter  Select LFXO for down-counter  Select HFRCO for down-counter  Select LFRCO for down-counter  Select AUXHFRCO for down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  Select PRS input selected by PRSDOWNSEL as down-counter  Calibration Up-counter Select  counter. Only change when calibration circuit is off.  Description  Select HFXO as up-counter  Select HFRCO as up-counter  Select HFRCO as up-counter

# 11.5.11 CMU\_CALCNT - Calibration Counter Register

Offset															Bi	t Po	siti	on															
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5		4	က	7	1	0
Reset																							00000×0				•	·	·				
Access																							RWH										
Name																							CALCNT										
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																	
31:20	Re	serv	red				To tion		ure (	com	pati	bility	v wit	th fu	ture	dev	rices	s, alv	vay	s wr	ite b	its	to 0.	Мо	re i	nfori	nati	ion	in	1.2	Con	iver	1-
19:0	CA	LCN	1T				0x0	0000	00		RW	/H		Cali	brat	ion	Cou	ınte	r														
	Wr	ite to	op va	alue	bef	ore	calil	brati	on.	Rea	d ca	alibra	atio	n res	sult f	rom	this	reg	jiste	er wh	nen (	Са	librat	ion	Rea	ady f	lag	ha	s be	een	set		

11.5.12	CMU_OSCENCME	) - Oscillator Er	nable/Disable	e Commar	d Regis	ter												
Offset				E	Bit Positi	ion												
0x060	30 30 29 29 29 29	25 26 27 28 24 25 24 25	20 22 23	18 17 7	16 15	4 6	12	7	10	8	7	9	5	4	က	2	_	_
Reset									0	0	0	0	0	0	0	0	0	_
Access									W <sub>1</sub>	W	W1	W	W	W	W	W	W W	1///
Name									LFXODIS	LFXOEN	LFRCODIS	LFRCOEN	AUXHFRCODIS	AUXHFRCOEN	HFXODIS	HFXOEN	HFRCODIS	HEDCOEN
Bit	Name	Reset	Acces	s Descri	ption													
31:10	Reserved	To ensure tions	compatibility	y with futur	e device:	s, alway	's wri	te b	its to 0	. Мо	re in	forn	natio	on in	1.2	? Co	nver	7-
9	LFXODIS	0	W1	LFXO	Disable													
	Disables the LFX lator is selected this to take effect	as the source fo																
8	LFXOEN	0	W1	LFXO	Enable													
	Enables the LFX	O. When waking	up from EM	4 make sui	e EM4U	NLATCI	H in E	EML	J_CMD	) is s	et fo	r thi	s to	take	e eff	ect		
7	LFRCODIS	0	W1	LFRC	) Disable	е												
	Disables the LFF oscillator is selector this to take ef	ted as the source																
6	LERCOEN	0	W/1	LFRCC	) Fnahle	1												_

DIL	Name	Reset	Access	Description
31:10	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9	LFXODIS	0	W1	LFXO Disable
				r if written simultaneously. WARNING: Do not disable the LFXO if this oscil- en waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set for
8	LFXOEN	0	W1	LFXO Enable
	Enables the LFXO.	When waking up	from EM4	make sure EM4UNLATCH in EMU_CMD is set for this to take effect
7	LFRCODIS	0	W1	LFRCO Disable
		d as the source fo		ority if written simultaneously. WARNING: Do not disable the LFRCO if this When waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set
6	LFRCOEN	0	W1	LFRCO Enable
	Enables the LFRCC	). When waking ι	up from EM	4 make sure EM4UNLATCH in EMU_CMD is set for this to take effect
5	AUXHFRCODIS	0	W1	AUXHFRCO Disable
	Disables the AUXH	FRCO. AUXHFR	COEN has	higher priority if written simultaneously.
4	AUXHFRCOEN	0	W1	AUXHFRCO Enable
	Enables the AUXHF	RCO.		
3	HFXODIS	0	W1	HFXO Disable
	Disables the HFXO lator is selected as		•	y if written simultaneously. WARNING: Do not disable the HFXO if this oscil-
2	HFXOEN	0	W1	HFXO Enable
	Enables the HFXO.			
1	HFRCODIS	0	W1	HFRCO Disable
	Disables the HFRC oscillator is selected			ority if written simultaneously. WARNING: Do not disable the HFRCO if this
0	HFRCOEN	0	W1	HFRCO Enable
	Enables the HFRC	)		

# 11.5.13 CMU\_CMD - Command Register

Offset	Bit Position	
0x064	7 2 3 4 5 2 6 6 7 8 8 6 9 1 1 1 2 1 3 1 4 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0
Reset		0
Access	W W W	<b>M</b>
Name	HFXOSHUNTOPTSTART HFXOPEAKDETSTART CALSTOP	CALSTART

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	HFXOSHUNTOPT- START	0	W1	HFXO Shunt Current Optimization Start
	Starts the HFXO Shu	ınt Current Optin	nization and	d runs it one time.
4	HFXOPEAKDET- START	0	W1	HFXO Peak Detection Start
	Starts the HFXO pea	k detection and	runs it one	time.
3:2	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	CALSTOP	0	W1	Calibration Stop
	Stops the calibration	counters.		
0	CALSTART	0	W1	Calibration Start

#### 11.5.14 CMU\_DBGCLKSEL - Debug Trace Clock Select

Offset															Bi	t Po	siti	on														
0x070	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•			•									•	•		•	•	•						•	•				0x0
Access																																₩ M
Name																																DBG

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0:0	DBG	0x0	RW	Debug Trace Clock
	Select clock used for	debug trace.		
	Value	Mode		Description
	0	AUXHFRCO		AUXHFRCO is the debug trace clock
	1	HFCLK		HFCLK is the debug trace clock

### 11.5.15 CMU\_HFCLKSEL - High Frequency Clock Select Command Register

Offset	Bit Position	
0x074	31 31 32 33 33 34 35 35 35 35 35 35 35 35 35 35 35 35 35	0 1 2
Reset		0×0
Access		×
Name		<u></u> 生

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	HF	0x0	W1	HFCLK Select

Selects the clock source for HFCLK. Note that selecting an oscillator that is disabled will cause the system clock to stop. Check the status register and confirm that oscillator is ready before switching. If the system can deal with a temporarily stopped system clock, then it is okay to switch to an oscillator as soon as the status register indicates that the oscillator has been enabled successfully.

Value	Mode	Description
1	HFRCO	Select HFRCO as HFCLK
2	HFXO	Select HFXO as HFCLK
3	LFRCO	Select LFRCO as HFCLK
4	LFXO	Select LFXO as HFCLK
5	HFRCODIV2	Select HFRCO divided by 2 as HFCLK
7	CLKIN0	Select CLKIN0 as HFCLK

# 11.5.16 CMU\_LFACLKSEL - Low Frequency A Clock Select Register

Offset															Bi	t Po	siti	on													
0x080	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	- 0
Reset																															0x0
Access																															S.
Name																															LFA

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	LFA	0x0	RW	Clock Select for LFA
	Selects the clock	source for LFACL	K.	
	Value	Mode		Description
	0	DISABLED		LFACLK is disabled
	1	LFRCO		LFRCO selected as LFACLK
	2	LFXO		LFXO selected as LFACLK
	4	ULFRCO		ULFRCO selected as LFACLK

# 11.5.17 CMU\_LFBCLKSEL - Low Frequency B Clock Select Register

Offset															Bi	t Po	siti	on														
0x084	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	2	4	က	2	_	0
Reset																															000	
Access																															₩ N	
Name																															LFB	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	LFB	0x0	RW	Clock Select for LFB
	Selects the clock	source for LFBCL	<.	
	Value	Mode		Description
	0	DISABLED		LFBCLK is disabled
	1	LFRCO		LFRCO selected as LFBCLK
	2	LFXO		LFXO selected as LFBCLK
	3	HFCLKLE		HFCLK divided by two/four is selected as LFBCLK
	4	ULFRCO		ULFRCO selected as LFBCLK

### 11.5.18 CMU\_LFECLKSEL - Low Frequency E Clock Select Register

Offset															Bi	t Po	siti	on														
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	0	∞	7	9	5	4	က	2	_	0
Reset																		•								•					000	
Access																															S N	
Name																															LFE	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	LFE	0x0	RW	Clock Select for LFE

Selects the clock source for LFECLK. When waking up from EM4 make sure EM4UNLATCH in EMU\_CMD is set for this to take effect

Value	Mode	Description
0	DISABLED	LFECLK is disabled
1	LFRCO	LFRCO selected as LFECLK
2	LFXO	LFXO selected as LFECLK
4	ULFRCO	ULFRCO selected as LFECLK

# 11.5.19 CMU\_STATUS - Status Register

Offset													Bi	t Po	siti	on														
0x090	30	59	28	56	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	<u>б</u>	∞	7	9	2	4	က	2	_	0
Reset				0	0	0	0	0	0					_							0	0	0	0	0	0	0	0	_	_
Access				2	2	~	~	~	~					22							<u>~</u>	<u>~</u>	<u>~</u>	~	~	2	2	~	~	<u>~</u>
Name				HFXOREGILOW	HFXOAMPLOW	HFXOAMPHIGH	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOREQ					CALRDY							LFXORDY	LFXOENS	LFRCORDY	LFRCOENS	AUXHFRCORDY	AUXHFRCOENS	HFXORDY	HFXOENS	HFRCORDY	HFRCOENS
Bit	Name				Re	set			Ac	ces	s	Desc	crip	tion																
31:27	Resen	ved					ure	com	patii	bility	y wit	h fut	ture	dev	ices	s, alı	vay	s wr	ite b	its to	0.	Мог	re in	forn	natio	on in	1.2	Col	nver	7-
26	Reserved  To ensure compatibility with future devices, always write bits to 0. Medions  HFXOREGILOW  0  R  HFXO Regulator Shunt Current Too Low  HFXO regulator shunt current too low. When using PEAKDETSHUNTOPTMODE=MANUAL  CMU_HFXOSTEADYSTATECTRL should be tuned up by 1 LSB.															.ow														
																JNT	OP	ГМС	DE:	=MA	NU	AL,	the	RE	SISI	l va	lue	in		
25	HFXO	AMP	LOW		0				R		I	HFX	O A	mp	litu	de T	unir	ng V	alue	е То	o Lo	ow								
	HFXO CMU_															JNT	OP1	ГМС	DE:	=MA	NU	AL,	the	IBTI	RIM.	XOC	COR	E va	alue	in
24	HFXO	AMP	HIGH		0				R		ı	HFX	0 C	scil	lati	on A	<b>\</b> mp	litu	de i	s To	οН	igh								
	HFXO CMU_																TOF	TM	ODE	=M/	ANL	JAL,	, the	· IBT	RIN	ИXO	CO	RE۱	/alue	e in
23	HFXO DY	SHU	NTOP	TR-	0				R		1	HFX	o s	hun	t C	urre	nt C	ptii	miza	tion	Re	eady	′							
	HFXO	shui	nt curre	ent o	ptim	izati	ion i	s rea	ady.																					
22	HFXO	PEA	KDETI	RDY	0				R		ı	HFX	O P	eak	De	tect	ion	Rea	dy											
	HFXO	peal	k dete	tion	is re	ady																								
21	HFXO	REQ			0				R		I	HFX	O is	Re	qui	red	Ву	Hard	dwa	re										
	HFXO or des HFXO	elect	ing of	the F	lFX(	Э са	n be	e per	forn																					
20:17	Resen	ved			To tio		ure	com	patii	bility	y wit	h fut	ture	dev	ices	s, alı	vay	s wr	ite b	its to	0.	Мог	re in	forn	natio	on in	1.2	Col	nver	7-
16	CALRI	DY			1				R		(	Calil	brat	ion	Rea	ady														
	Calibra	ation	is Rea	ıdy (	) wh	en d	calib	ratio	n is	ong	goin	g).																		
15:10	Resen	ved			To tio		ure	com	pati	bility	y wit	h fut	ture	dev	ices	s, alı	vay:	s wr	ite b	its to	0.	Мог	re in	forn	natio	on in	1.2	Col	nver	7-
9	LFXO	RDY			0				R		ı	LFX	0 R	ead	у															
	LFXO	is en	abled	and	start	-up	time	has	exc	cee	ded.																			
8	LFXO	ENS			0				R		ı	LFX	0 E	nab	le S	tatu	IS													
	LFXO	is en	abled	(sho	ws d	lisat	oled	stati	us if	EM	l4 re	pain	t is	requ	uire	d).														

Bit	Name	Reset	Access	Description
7	LFRCORDY	0	R	LFRCO Ready
	LFRCO is enabled a	nd start-up time	has exceed	ded.
6	LFRCOENS	0	R	LFRCO Enable Status
	LFRCO is enabled (s	shows disabled s	tatus if EM	4 repaint is required).
5	AUXHFRCORDY	0	R	AUXHFRCO Ready
	AUXHFRCO is enab	led and start-up	time has ex	cceeded.
4	AUXHFRCOENS	0	R	AUXHFRCO Enable Status
	AUXHFRCO is enab	led.		
3	HFXORDY	0	R	HFXO Ready
	HFXO is enabled, sta	art-up and stead	y timeouts	have been reached, and the crystal is oscillating.
2	HFXOENS	0	R	HFXO Enable Status
	HFXO is enabled.			
1	HFRCORDY	1	R	HFRCO Ready
	HFRCO is enabled a	nd start-up time	has excee	ded.
0	HFRCOENS	1	R	HFRCO Enable Status
	HFRCO is enabled.			
-				

# 11.5.20 CMU\_HFCLKSTATUS - HFCLK Status Register

Official															D:	4 D -	_ !4!															
Offset						T									ы	t Po	SITIO	on					ı									
0x094	31	30	53	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	19	6	∞	/	9	2	4	3	7	_	0
Reset																															0×1	
Access																															<u>~</u>	
Name																															SELECTED	
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																
31:3	Re	ser	/ed				To tion		ure (	com	pati	bility	v wit	h fu	ture	dev	ices	, alv	vay	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Cor	iver	7-
2:0	SE	LEC	CTEC	)			0x1	1			R			HFC	LK	Sele	cte	d														
	Clo	ock s	selec	ted	as l	HFC	CLK	cloc	k so	urce	Э.																					
	Va	lue					Мо	de						Des	cript	ion																_
	1						HF	RC	)					HFR	CO	is se	elec	ted	as F	HFC	LK	clock	( so	urce	)							_
	2						HF	ХО						HFX	(O is	sele	ecte	d as	s HF	CLI	< clo	ock s	sour	се								
	3						LFI	RCC	)				ı	LFR	СО	is se	lect	ed a	as F	IFCI	LK c	lock	sou	ırce	;							
	4						LF	XO					ı	LFX	O is	sele	cte	d as	HF	CLK	Clc	ck s	our	се								
	5						HF	RC	) DDI	/2				HFR	CO	divid	ded	by 2	2 is	sele	ctec	as	HF	CLK	clo	ck s	ourc	е				
	7						CL	KIN	0					CLK	IN0	is se	elec	ted	as F	HFC	LK d	clock	SO	urce	;							

# 11.5.21 CMU\_HFXOTRIMSTATUS - HFXO Trim Status

Offset															Bi	t Po	siti	on														
0x09C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		AX S															0x0		·													
Access																							ſ	Y					œ			
Name																							- - - - - - -	KEGISH					IBTRIMXOCORE			

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10:7	REGISH	0xA	R	Value of REGISH Found By Automatic HFXO Shunt Current Optimization Algorithm
	Can be used as initiaggain.	al value for RE	EGISH value in	n the CMU_HFXOSTEADYSTATECTRL register if HFXO is to be started
6:0	IBTRIMXOCORE	0x00	R	Value of IBTRIMXOCORE Found By Automatic HFXO Peak Detection Algorithm
	Can be used as initiagain.	al value for IB	TRIMXOCOR	E in the CMU_HFXOSTEADYSTATECTRL register if HFXO is to be started

# 11.5.22 CMU\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x0A0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	-	0
Reset	0															•		0	0	0	0	0	0	0		0	0	0	0	0	0	_
Access	2																	22	2	2	2	22	~	2		2	22	2	22	~	2	2
Name	CMUERR																	LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY
D''	N																															

	CMUE			LETIME LETIME HEXOR HEXOR HEXOR HEXOR LETIME LETIME LETIME HEXOR HEXOR
Bit	Name	Reset	Access	Description
31	CMUERR	0	R	CMU Error Interrupt Flag
	Set upon illegal CMU	write attempt (e	e.g. writing	CMU_LFRCOCTRL while LFRCOBSY is set).
30:15	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
14	LFTIMEOUTERR	0	R	Low Frequency Timeout Error Interrupt Flag
	Set when LFTIMEOU the CMU_HFXOTIME			ggers before the combined STARTUPTIMEOUT plus STEADYTIMEOUT of s.
13	HFRCODIS	0	R	HFRCO Disable Interrupt Flag
	Set when a running H	IFRCO is disabl	ed because	e of automatic HFXO start and selection.
12	HFXOSHUNTOPTR- DY	0	R	HFXO Automatic Shunt Current Optimization Ready Interrupt Flag
	Set when automatic I	HFXO shunt cur	rent optimiz	zation is ready.
11	HFXOPEAKDETRDY	0	R	HFXO Automatic Peak Detection Ready Interrupt Flag
	Set when automatic I	HFXO peak dete	ection is rea	ady.
10	HFXOPEAKDETERR	0	R	HFXO Automatic Peak Detection Error Interrupt Flag
	Set when automatic I	HFXO peak dete	ction failed	1.
9	HFXOAUTOSW	0	R	HFXO Automatic Switch Interrupt Flag
	Set when automatic s	election of HFX	O causes a	a switch of the source clock used for HFCLKSRC.
8	HFXODISERR	0	R	HFXO Disable Error Interrupt Flag
	Set when software tri not disabled/deselect		select the I	HFXO in case the automatic enable/select reason is met. The HFXO was
7	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	CALOF	0	R	Calibration Overflow Interrupt Flag
	Set when calibration	overflow has oc	curred (i.e.	if a new calibration completes before CMU_CALCNT has been read).
5	CALRDY	0	R	Calibration Ready Interrupt Flag
	Set when calibration	is completed.		

Bit	Name	Reset	Access	Description
4	AUXHFRCORDY	0	R	AUXHFRCO Ready Interrupt Flag
	Set when AUXHFF	RCO is ready (s	tart-up time ex	cceeded).
3	LFXORDY	0	R	LFXO Ready Interrupt Flag
	Set when LFXO is	ready (start-up	time exceeded	d). LFXORDY can be used as wake-up interrupt.
2	LFRCORDY	0	R	LFRCO Ready Interrupt Flag
	Set when LFRCO	is ready (start-u	p time exceed	ed). LFRCORDY can be used as wake-up interrupt.
1	HFXORDY	0	R	HFXO Ready Interrupt Flag
	Set when HFXO is	ready (start-up	time exceede	d).
0	HFRCORDY	1	R	HFRCO Ready Interrupt Flag
	Set when HFRCO	is ready (start-ı	in time exceed	led).

# 11.5.23 CMU\_IFS - Interrupt Flag Set Register

Offset															Ві	it Po	siti	on														
0x0A4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	-	0
Reset	0		•			'			'							'		0	0	0	0	0	0	0		0	0	0	0	0	0	0
Access	W																	×	W	X	W	W W	W	W		W	N K	W	N M	W1	X	W1
Name	CMUERR																	LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY

	CMU			HFX( HFX( CALC CALC CALC CALC HFX( HFX( HFX( HFX( HFX( HFX( HFX( HFX(
Bit	Name	Reset	Access	Description
31	CMUERR	0	W1	Set CMUERR Interrupt Flag
	Write 1 to set the CN	MUERR interrupt f	flag	
30:15	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
14	LFTIMEOUTERR	0	W1	Set LFTIMEOUTERR Interrupt Flag
	Write 1 to set the LF	TIMEOUTERR in	terrupt flag	3
13	HFRCODIS	0	W1	Set HFRCODIS Interrupt Flag
	Write 1 to set the HF	RCODIS interrup	t flag	
12	HFXOSHUNTOPTR DY	- 0	W1	Set HFXOSHUNTOPTRDY Interrupt Flag
	Write 1 to set the HF	XOSHUNTOPTR	RDY interru	ıpt flag
11	HFXOPEAKDETRD'	Y 0	W1	Set HFXOPEAKDETRDY Interrupt Flag
	Write 1 to set the HF	XOPEAKDETRD	Y interrupt	t flag
10	HFXOPEAKDETERI	R 0	W1	Set HFXOPEAKDETERR Interrupt Flag
	Write 1 to set the HF	XOPEAKDETER	R interrup	t flag
9	HFXOAUTOSW	0	W1	Set HFXOAUTOSW Interrupt Flag
	Write 1 to set the HF	XOAUTOSW inte	errupt flag	
8	HFXODISERR	0	W1	Set HFXODISERR Interrupt Flag
	Write 1 to set the HF	XODISERR inter	rupt flag	
7	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	CALOF	0	W1	Set CALOF Interrupt Flag
	Write 1 to set the CA	ALOF interrupt flag	g	
5	CALRDY	0	W1	Set CALRDY Interrupt Flag
	Write 1 to set the CA	ALRDY interrupt fl	ag	
4	AUXHFRCORDY	0	W1	Set AUXHFRCORDY Interrupt Flag
	Write 1 to set the AL	JXHFRCORDY in	terrupt flag	

Bit	Name	Reset	Access	Description
3	LFXORDY	0	W1	Set LFXORDY Interrupt Flag
	Write 1 to set the I	LFXORDY interre	upt flag	
2	LFRCORDY	0	W1	Set LFRCORDY Interrupt Flag
	Write 1 to set the I	LFRCORDY inte	rrupt flag	
1	HFXORDY	0	W1	Set HFXORDY Interrupt Flag
	Write 1 to set the I	HFXORDY interr	rupt flag	
0	HFRCORDY	0	W1	Set HFRCORDY Interrupt Flag
	Write 1 to set the I	HFRCORDY inte	errupt flag	

### 11.5.24 CMU IFC - Interrupt Flag Clear Register

11.5.24	CIVIU.	_IFC	, - IIILE	erru	ıρι	riaç	JC	ieai	Re	gisi	.er																					
Offset															Ві	it Po	siti	on														
0x0A8	31	30	29	27	17	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	0																	0	0	0	0	0	0	0		0	0	0	0	0	0	0
Access	(R)W1																	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1		(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name	CMUERR																	LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY
Bit	Naı	ne					Res	set			Ac	ces	s I	Des	crip	tion																
31	CM	UEF	RR			(	0				(R)	W1		Clea	ar C	MUE	ERR	Int	erru	ıpt F	lag											

	0											
Bit	Name	Reset	Access	Description								
31	CMUERR	0	(R)W1	Clear CMUERR Interrupt Flag								
	Write 1 to clear the (This feature must b			ading returns the value of the IF and clears the corresponding interrupt flags.								
30:15	Reserved	To ensure co	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-								
14	LFTIMEOUTERR	0	(R)W1	Clear LFTIMEOUTERR Interrupt Flag								
	Write 1 to clear the rupt flags (This feat			lag. Reading returns the value of the IF and clears the corresponding intery in MSC.).								
13	HFRCODIS	0	(R)W1	Clear HFRCODIS Interrupt Flag								
	Write 1 to clear the HFRCODIS interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).											
12	HFXOSHUNTOPTF DY	R- 0	(R)W1	Clear HFXOSHUNTOPTRDY Interrupt Flag								
	Write 1 to clear the HFXOSHUNTOPTRDY interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).											
11	HFXOPEAKDETRD	)Y 0	(R)W1	Clear HFXOPEAKDETRDY Interrupt Flag								
	Write 1 to clear the interrupt flags (This			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).								
10	HFXOPEAKDETER	R 0	(R)W1	Clear HFXOPEAKDETERR Interrupt Flag								
	Write 1 to clear the interrupt flags (This			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).								
9	HFXOAUTOSW	0	(R)W1	Clear HFXOAUTOSW Interrupt Flag								
	Write 1 to clear the rupt flags (This feat			g. Reading returns the value of the IF and clears the corresponding intery in MSC.).								
8	HFXODISERR	0	(R)W1	Clear HFXODISERR Interrupt Flag								
	Write 1 to clear the flags (This feature n			. Reading returns the value of the IF and clears the corresponding interrupt MSC.).								
7	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-								

Bit	Name	Reset	Access	Description							
6	CALOF	0	(R)W1	Clear CALOF Interrupt Flag							
	Write 1 to clear the (This feature must b			ng returns the value of the IF and clears the corresponding interrupt flags .							
5	CALRDY	0	(R)W1	Clear CALRDY Interrupt Flag							
	Write 1 to clear the (This feature must b		. •	ding returns the value of the IF and clears the corresponding interrupt flags .							
4	AUXHFRCORDY	0	(R)W1	Clear AUXHFRCORDY Interrupt Flag							
	Write 1 to clear the AUXHFRCORDY interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).										
3	LFXORDY	0	(R)W1	Clear LFXORDY Interrupt Flag							
	Write 1 to clear the flags (This feature n			ading returns the value of the IF and clears the corresponding interrupt MSC.).							
2	LFRCORDY	0	(R)W1	Clear LFRCORDY Interrupt Flag							
	Write 1 to clear the flags (This feature n			teading returns the value of the IF and clears the corresponding interrupt MSC.).							
	HFXORDY	0	(R)W1	Clear HFXORDY Interrupt Flag							
1	Write 1 to clear the HFXORDY interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).										
1			d globally in N	/ISC.).							
0			d globally in M (R)W1	Clear HFRCORDY Interrupt Flag							

# 11.5.25 CMU\_IEN - Interrupt Enable Register

Offset	Bit Position																															
0x0AC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset	0		•	•		•	•								•			0	0	0	0	0	0	0		0	0	0	0	0	0	0
Access	RW	<b>≥</b>										₽	R	Z M	RW	R M	R	₩		₩ M	R M	₩ M	R M	RW	₩ M	RW						
Name	CMUERR																	LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY

	ō												
Bit	Name	Reset	Access	Description									
31	CMUERR 0 RW CMUERR Interrupt Enable												
	Enable/disable the CMUERR interrupt												
30:15	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-									
14	LFTIMEOUTERR	0	RW	LFTIMEOUTERR Interrupt Enable									
	Enable/disable the LFTIMEOUTERR interrupt												
13	HFRCODIS	0	RW	HFRCODIS Interrupt Enable									
	Enable/disable the HF	RCODIS interru	ıpt										
12	HFXOSHUNTOPTR- DY	0	RW	HFXOSHUNTOPTRDY Interrupt Enable									
	Enable/disable the HFXOSHUNTOPTRDY interrupt												
11	HFXOPEAKDETRDY	0	RW	HFXOPEAKDETRDY Interrupt Enable									
	Enable/disable the HFXOPEAKDETRDY interrupt												
10	HFXOPEAKDETERR	. 0	RW	HFXOPEAKDETERR Interrupt Enable									
	Enable/disable the HF	XOPEAKDETE	RR interru	pt									
9	HFXOAUTOSW	0	RW	HFXOAUTOSW Interrupt Enable									
	Enable/disable the HF	XOAUTOSW in	terrupt										
8	HFXODISERR	0	RW	HFXODISERR Interrupt Enable									
	Enable/disable the HF	XODISERR inte	errupt										
7	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-									
6	CALOF	0	RW	CALOF Interrupt Enable									
	Enable/disable the CALOF interrupt												
5	CALRDY	0	RW	CALRDY Interrupt Enable									
	Enable/disable the CALRDY interrupt												
4	AUXHFRCORDY	0	RW	AUXHFRCORDY Interrupt Enable									
	Enable/disable the AU	JXHFRCORDY	interrupt										

Bit	Name	Reset	Access	Description
3	LFXORDY	0	RW	LFXORDY Interrupt Enable
	Enable/disable the	LFXORDY inter	rrupt	
2	LFRCORDY	0	RW	LFRCORDY Interrupt Enable
	Enable/disable the	LFRCORDY int	errupt	
1	HFXORDY	0	RW	HFXORDY Interrupt Enable
	Enable/disable the	HFXORDY inte	rrupt	
0	HFRCORDY	0	RW	HFRCORDY Interrupt Enable
	Enable/disable the	HFRCORDY in	terrupt	

# 11.5.26 CMU\_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0

Offset															Ві	t Po	siti	on														
0x0B0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																										0	0	0	0	0	0	0
Access																										\ N	₹	₩	₹	₩	% §	₩ M
Name																										GPCRC	LDMA	PRS	GPIO	当	CRYPT01	CRYPT00

Bit	Name	Reset	Access	Description
31:7	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	GPCRC	0	RW	General Purpose CRC Clock Enable
	Set to enable the cloc	k for GPCRC.		
5	LDMA	0	RW	Linked Direct Memory Access Controller Clock Enable
	Set to enable the cloc	k for LDMA.		
4	PRS	0	RW	Peripheral Reflex System Clock Enable
	Set to enable the cloc	k for PRS.		
3	GPIO	0	RW	General purpose Input/Output Clock Enable
	Set to enable the cloc	k for GPIO.		
2	LE	0	RW	Low Energy Peripheral Interface Clock Enable
	Set to enable the cloc	k for LE. Interfa	ce used for	r bus access to Low Energy peripherals.
1	CRYPTO1	0	RW	Advanced Encryption Standard Accelerator 1 Clock Enable
	Set to enable the cloc	k for CRYPTO1		
0	CRYPTO0	0	RW	Advanced Encryption Standard Accelerator 0 Clock Enable
	Set to enable the cloc	k for CRYPTO0	•	

## 11.5.27 CMU\_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0

Offset															Bi	t Po	siti	on														
0x0C0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset					'	'						•			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access															W.	Z.	RW	₩ M	Z.	₩ M	RW	₩ W	RW	W.	₩ M	W.	₩ W	₩ W	₩ W	₩ M	₽	RW
Name															TRNG0	CSEN	VDAC0	IDAC0	ADC0	CRYOTIMER	ACMP1	ACMP0	I2C1	12C0	USART3	USART2	USART1	USARTO	WTIMER1	WTIMERO	TIMER1	TIMERO

Bit	Name	Reset	Access	Description
31:18	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
17	TRNG0	0	RW	True Random Number Generator 0 Clock Enable
	Set to enable the o	clock for TRNG0.		
16	CSEN	0	RW	Capacitive touch sense module Clock Enable
	Set to enable the o	clock for CSEN.		
15	VDAC0	0	RW	Digital to Analog Converter 0 Clock Enable
	Set to enable the o	clock for VDAC0.		
14	IDAC0	0	RW	Current Digital to Analog Converter 0 Clock Enable
	Set to enable the o	clock for IDAC0.		
13	ADC0	0	RW	Analog to Digital Converter 0 Clock Enable
	Set to enable the o	clock for ADC0.		
12	CRYOTIMER	0	RW	CryoTimer Clock Enable
	Set to enable the o	clock for CRYOTIM	ER.	
11	ACMP1	0	RW	Analog Comparator 1 Clock Enable
	Set to enable the o	clock for ACMP1.		
10	ACMP0	0	RW	Analog Comparator 0 Clock Enable
	Set to enable the o	clock for ACMP0.		
9	I2C1	0	RW	I2C 1 Clock Enable
	Set to enable the o	clock for I2C1.		
8	I2C0	0	RW	I2C 0 Clock Enable
	Set to enable the o	clock for I2C0.		
7	USART3	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 3 Clock Enable
	Set to enable the o	clock for USART3.		
6	USART2	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 2 Clock Enable
	Set to enable the o	clock for USART2.		

		_		
Bit	Name	Reset	Access	Description
5	USART1	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable
	Set to enable the clo	ck for USART1.		
4	USART0	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable
	Set to enable the clo	ck for USART0.		
3	WTIMER1	0	RW	Wide Timer 1 Clock Enable
	Set to enable the clo	ck for WTIMER1	<u>-</u>	
2	WTIMER0	0	RW	Wide Timer 0 Clock Enable
	Set to enable the clo	ck for WTIMER0		
1	TIMER1	0	RW	Timer 1 Clock Enable
	Set to enable the clo	ck for TIMER1.		
0	TIMER0	0	RW	Timer 0 Clock Enable
	Set to enable the clo	ck for TIMER0.		

## 11.5.28 CMU\_HFRADIOALTCLKEN0 - High Frequency Alternate Radio Peripheral Clock Enable Register 0

Offset															Bi	it Po	siti	on														
0x0CC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	8	7	9	2	4	က	7	_	0
Reset			•		•					•		•		•		•	•				•		•					•		•		
Access																																
Name																																

Bit	Name	Reset Access Description
31:0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

## 11.5.29 CMU\_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)

Offset	Bit Position	
0x0E0	33       34       4       5       5       2       4       4       5       5       6       6       6       6       7       7       7       8       8       8       8       9       9       9       9       9       9       9       10	- 0
Reset		0 0
Access		RW RW
Name		LESENSE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	LESENSE	0	RW	Low Energy Sensor Interface Clock Enable
	Set to enable the cloc	k for LESENSE.		
0	LETIMER0	0	RW	Low Energy Timer 0 Clock Enable
	Set to enable the cloc	k for LETIMERO		

# 11.5.30 CMU\_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)

Offset															Bi	t Pc	siti	on														
0x0E8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	ဝ	8	7	9	5	4	က	7	_	0
Reset		•			'		•		•		•		•	•			•		•	•			•		•			•		0	0	0
Access																														R	W.	₩ M
Name																														CSEN	LEUART0	SYSTICK

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	CSEN	0	RW	Capacitive touch sense module Clock Enable
	Set to enable the clos	ck for CSEN.		
1	LEUART0	0	RW	Low Energy UART 0 Clock Enable
	Set to enable the clos	ck for LEUART0.		
0	SYSTICK	0	RW	Clock Enable
	Set to enable the clos	ck for SYSTICK.		

## 11.5.31 CMU\_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)

Offset															Bi	t Po	siti	on														
0x0F0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	5	4	3	2	1	0
Reset							•						•				•									•						0
Access																																RW
Name																																22
																																R

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	RTCC	0	RW	Real-Time Counter and Calendar Clock Enable
	Set to enable the clo	ock for RTCC.		

## 11.5.32 CMU\_HFPRESC - High Frequency Clock Prescaler Register

Offset		Bit Position	
0x100	31 30 30 27 27 27 25 25 25 25	24       25       27       27       27       20       4       4       4       4       5       6       7       7       7       8       7       1       1       1       1       1       2       2       3       4       4       5       6       7       8       9       1       1       1       1       2       2       2       3       4       4       4       5       6       6       7       8       9       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1 <th>11 11 12 13 14 15 16 18 18 18 18 18 18 18 18 18 18 18 18 18</th>	11 11 12 13 14 15 16 18 18 18 18 18 18 18 18 18 18 18 18 18
Reset		0×0	00×0
Access		RW	XW.
Name		HFCLKLEPRESC	PRESC

	-	,		
Bit	Name	Reset	Access	Description
31:25	Reserved	To ensure co	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
24:24	HFCLKLEPRESC	0x0	RW	HFCLKLE Prescaler
	Specifies the clock d	ivider for HFCL	KLE.	
	Value	Mode		Description
	0	DIV2		HFCLKLE is HFBUSCLK <sub>LE</sub> divided by 2.
	1	DIV4		HFCLKLE is HFBUSCLK <sub>LE</sub> divided by 4.
23:13	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	PRESC	0x00	RW	HFCLK Prescaler
	Specifies the clock d	ivider for HFCL	K (relative to	HFSRCCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure co	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 11.5.33 CMU\_HFCOREPRESC - High Frequency Core Clock Prescaler Register

Offset	Bit	Position	
0x108	25 25 27 28 33 31 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	6     6     7     7     7     7     1     1     0     0     8	V 9 R 4 R 7 F 0
Reset		000×0	
Access		RW	
Name		PRESC	

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFCORECLK Prescaler
	Specifies the clock of	livider for HFCO	RECLK (rel	ative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

## 11.5.34 CMU\_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register

Offset															Bi	t Po	sitio	on														
0x10C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•	•		•		•		•		•	•	•				•	000x0		•	ı	•		•	•					
Access																				Ŋ.												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFPERCLK Prescaler
	Specifies the cloc	k divider for the H	IFPERCLK (r	relative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

## 11.5.35 CMU\_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x110	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	3	2	_	0
Reset		•												1						000x0										'		
Access																				R												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFRADIOCLK Prescaler
	Specifies the clock d	ivider for the HF	RADIOCLK	(relative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 11.5.36 CMU\_HFEXPPRESC - High Frequency Export Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x114	31	30	29	78	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•		•		•	•	•				•	•		•		•				00X0										
Access																						₩ N										
Name																						PRESC										

Bit	Name	Reset	Access	Description
31:13	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	PRESC	0x00	RW	HFEXPCLK Prescaler
	Specifies the clo	ck divider for HFE	XPCLK (relati	ive to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

## 11.5.37 CMU\_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)

Offset				Bit Position
0x120	31 28 28 27 26 26	22 23 25 25 25 25 25 25 25 25 25 25 25 25 25	20 13	1 2 3 4 5 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Reset				0 0 0
Access				MA WA
Name				LESENSE
Bit	Name	Reset A	ccess	Description
31:6	Reserved	To ensure compa	atibility w	with future devices, always write bits to 0. More information in 1.2 Conven-
5:4	LESENSE	0x0 F	RW	Low Energy Sensor Interface Prescaler
	Configure Low Energy	Sensor Interface	prescale	er
	Value	Mode		Description
	0	DIV1		LFACLK <sub>LESENSE</sub> = LFACLK
	1	DIV2		LFACLK <sub>LESENSE</sub> = LFACLK/2
	2	DIV4		LFACLK <sub>LESENSE</sub> = LFACLK/4
	3	DIV8		LFACLK <sub>LESENSE</sub> = LFACLK/8
3:0	LETIMER0	0x0 F	RW	Low Energy Timer 0 Prescaler
	Configure Low Energy	y Timer 0 prescaler	Г	
	Value	Mode		Description
	0	DIV1		LFACLK <sub>LETIMER0</sub> = LFACLK
	1	DIV2		LFACLK <sub>LETIMER0</sub> = LFACLK/2
	2	DIV4		LFACLK <sub>LETIMER0</sub> = LFACLK/4
	3	DIV8		LFACLK <sub>LETIMER0</sub> = LFACLK/8
	4	DIV16		LFACLK <sub>LETIMER0</sub> = LFACLK/16
	5	DIV32		LFACLK <sub>LETIMER0</sub> = LFACLK/32
	6	DIV64		LFACLK <sub>LETIMER0</sub> = LFACLK/64
	7	DIV128		LFACLK <sub>LETIMER0</sub> = LFACLK/128
	8	DIV256		LFACLK <sub>LETIMER0</sub> = LFACLK/256
	9	DIV512		LFACLK <sub>LETIMER0</sub> = LFACLK/512
	10	DIV1024		LFACLK <sub>LETIMER0</sub> = LFACLK/1024
	11	DIV2048		LFACLK <sub>LETIMER0</sub> = LFACLK/2048
	12	DIV4096		LFACLK <sub>LETIMER0</sub> = LFACLK/4096
	13	DIV8192		LFACLK <sub>LETIMER0</sub> = LFACLK/8192

Bit	Name	Reset	Access	Description
	14	DIV16384		LFACLK <sub>LETIMER0</sub> = LFACLK/16384
	15	DIV32768		LFACLK <sub>LETIMER0</sub> = LFACLK/32768

## 11.5.38 CMU\_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)

Offset				В	it Positi	on							
0x128	30 30 29 28 27 27	24 23 23 23 23	20	18 7	16	14	13	7 7	10	တ ထ	7	0 0 4	ε 2 <del>-</del> 0
Reset										0x0		0x0	0×0
Access										RW		A N	
Name										CSEN		LEUARTO	SYSTICK
Bit	Name	Reset	Access	Descrip	otion								
31:10	Reserved	To ensure contions	mpatibility v	vith future	e devices	s, alv	vays	write l	bits t	o 0. Mo	re infoi	mation ii	n 1.2 Conven-
9:8	CSEN	0x0	RW	Capaci	tive tou	ch s	ense	modu	ule P	rescale	er		
	Configure Capacitive	touch sense mo	odule presc	aler									
	Value	Mode		Descrip	tion								
	0	DIV16		LFBCL	K <sub>CSEN</sub> =	LFB	CLK	/16					
	1	DIV32		LFBCL	< <sub>CSEN</sub> =	LFB	CLK	/32					
	2	DIV64		LFBCL	< <sub>CSEN</sub> =	LFB	CLK	/64					
	3	DIV128		LFBCL	K <sub>CSEN</sub> =	LFB	CLK	/128					
7:6	Reserved	To ensure contions	mpatibility v	vith future	e devices	s, alv	vays	write l	bits t	o 0. Mo	re infoi	rmation ii	n 1.2 Conven-
5:4	LEUART0	0x0	RW	Low En	nergy U	ART	0 Pre	escale	er				
	Configure Low Energ	y UART 0 preso	aler										
	Value	Mode		Descrip	tion								
	0	DIV1		LFBCL	< <sub>LEUART</sub>	<sub>0</sub> = L	.FBC	LK					
	1	DIV2		LFBCL	< <sub>LEUART</sub>	<sub>0</sub> = L	FBC	LK/2					
	2	DIV4		LFBCL	< <sub>LEUART</sub>	<sub>0</sub> = L	FBC	LK/4					
	3	DIV8		LFBCL	< <sub>LEUART</sub>	<sub>0</sub> = L	.FBC	LK/8					
3:0	SYSTICK	0x0		Presca	ler								
	Configure prescaler												
	Value	Mode		Descrip	tion								
	-												

 $LFBCLK_{SYSTICK} = LFBCLK$ 

DIV1

0

### 11.5.39 CMU\_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)

When waking up from EM4 make sure EM4UNLATCH in EMU\_CMD is set for this to take effect

														Bi	t Po	sitio	on													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	က	7	1 0
													•						•											0x0
																														RW
																														RTCC
	31	30	30 30 29	30 30 29 28	31 30 29 28 27	31 30 29 28 27 27	30 30 29 27 26 26 25	31 30 29 28 27 26 26 25	30 30 27 28 26 26 27 28 28 27 28 28 27 28 28 28 28 28 28 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	30 30 27 28 27 26 27 27 28 27 28 27 27 28 27 27 28 27 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	30 30 28 28 27 28 28 28 28 28 28 27 28 28 28 28 28 28 28 28 28 28 28 28 28	30 30 28 27 28 27 28 27 28 27 28 27 28 27 27 28 27 27 28 27 28 27 27 27 27 27 27 27 27 27 27 27 27 27	30 30 28 28 28 28 28 29 20 20 19 19	30 30 28 28 27 28 24 27 28 27 29 20 19 19				Bit Position  2												

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	RTCC	0x0	RW	Real-Time Counter and Calendar Prescaler
	Configure Real-	Time Counter and	Calendar pres	scaler
	Value	Mode		Description
	Value 0	Mode DIV1		Description  LFECLK <sub>RTCC</sub> = LFECLK
				<u> </u>

## 11.5.40 CMU\_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x138	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	1	0
Reset			•	•				•		•			'	•				•	•	000x0			•	•					'			
Access																				X ≪												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure c	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFRADIOALTCLK Prescaler
	Specifies the clo	ock divider for the H	FRADIOALT	CLK (relative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure c	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 11.5.41 CMU\_SYNCBUSY - Synchronization Busy Register

Offset														Bi	t P	osit	ion														
0x140	33	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		0	0	0	0	0	0			•			0		0			•	•					•	0		0		0		0
Access		2	22	œ	<u>~</u>	<u>~</u>	<u>~</u>						2		ď										~		~		œ		~
Name		LFXOBSY	HFXOBSY	LFRCOVREFBSY	LFRCOBSY	AUXHFRCOBSY	HFRCOBSY						LFEPRESC0		LFECLKEN0										LFBPRESC0		LFBCLKEN0		LFAPRESC0		LFACLKENO
Bit	Name					Re	set			Ac	ces	s	Des	crip	tio	n															
31:30	Reser	ved				To tion		ure	con	npat	ibilit	y wii	th fu	ture	de	vice	s, al	way	/S W	rite l	its t	o 0	Мо	re i	nfori	natio	on in	1.2	Cor	nver	7-
29	LFXO	BSY				0				R			LFX	ОВ	usy	/															
	Used	to ch	eck	the	syn	chro	niza	ation	sta	atus	of C	MU	_LF	XOC	TR	L.															
	Value												Des	cript	ion																_
	0												СМ	J_LF	=XC	СТ	RL i	s re	ady	for ı	ıpda	ite									
	1												СМ	J_LF	=XC	CT	RL i	s bu	ısy s	sync	hron	izir	ig ne	ew v	/alue	;					_
28	HFXO	BSY				0				R			HFX	ОВ	us	y															
	Used TECT															RL, (	CMU	_HI	FXC	STA	RTU	JPC	TRI	_, C	MU_	_HFX	KOS	TEA	DYS	STA	
	Value			_										cript																	_
	0												DYS		EC	TRI	「RL, L, Cl e														
	1												DYS busy	STAT / syr	EC nch	TRI roni	TRL, L, Cl zing y bei	MU_ ne\	HF: v va	XOT llue.	IME HF)	OU KO	TCT is al	RL so	, CM BUS	U_F Y w	IFX(	CT	RL1	are	;
27	LFRC	OVR	EFE	SY		0				R			LFR	со	VR	EF	Bus	у													
	Used	to ch	eck	the	syn	chro	niza	ation	sta	atus	of G	MC	CUF	RTU	NE.																
	Value												Des	cript	ion																_
	0												СМ	J_LF	FRO	COC	TRL	_GN	исс	UR	ΓUN	Εb	itfiel	d is	rea	dy fo	r up	date	;		
	1												CMI valu	_	FRO	COC	TRL	_ GN	ИСС	UR <sup>-</sup>	ΓUN	Εb	itfiel	d is	bus	y sy	nchr	oniz	ing ı	new	<i>'</i>
26	LFRC	OBS	Y			0				R			LFR	CO	Bu	sy															
26	LFRC Used			the	syn		niza	ation	sta		of C					-															
26				the	syn		niza	ation	sta		of C	MU <sub>.</sub>	_LFI		СТ	RL.															_

Bit	Name	Reset	Access	Description
	1			CMU_LFRCOCTRL is busy synchronizing new value
25	AUXHFRCOBSY	0	R	AUXHFRCO Busy
	Used to check the s	ynchronization	status of CM	IU_AUXHFRCOCTRL.
	Value			Description
	0			CMU_AUXHFRCOCTRL is ready for update
	1			CMU_AUXHFRCOCTRL is busy synchronizing new value
24	HFRCOBSY	0	R	HFRCO Busy
	Used to check the s	ynchronization	status of CM	U_HFRCOCTRL.
	Value			Description
	0			CMU_HFRCOCTRL is ready for update
	1			CMU_HFRCOCTRL is busy synchronizing new value
23:19	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18	LFEPRESC0	0	R	Low Frequency E Prescaler 0 Busy
	Used to check the s	ynchronization	status of CM	IU_LFEPRESC0.
	Value			Description
	0			CMU_LFEPRESC0 is ready for update
	1			CMU_LFEPRESC0 is busy synchronizing new value
17	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	LFECLKEN0	0	R	Low Frequency E Clock Enable 0 Busy
	Used to check the s	ynchronization	status of CM	IU_LFECLKEN0.
	Value			Description
	0			CMU_LFECLKEN0 is ready for update
	1			CMU_LFECLKEN0 is busy synchronizing new value
15:7	Reserved	To ensure o	compatibility \	with future devices, always write bits to 0. More information in 1.2 Conven-
6	LFBPRESC0	0	R	Low Frequency B Prescaler 0 Busy
	Used to check the s	ynchronization	status of CM	IU_LFBPRESC0.
	Value			Description
	0			CMU_LFBPRESC0 is ready for update
	1			CMU_LFBPRESC0 is busy synchronizing new value
5	Reserved	To ensure o	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
4	LFBCLKEN0	0	R	Low Frequency B Clock Enable 0 Busy
	Used to check the	synchronization	status of CM	U_LFBCLKEN0.
	Value			Description
	0			CMU_LFBCLKEN0 is ready for update
	1			CMU_LFBCLKEN0 is busy synchronizing new value
3	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	LFAPRESC0	0	R	Low Frequency a Prescaler 0 Busy
	Used to check the		status of CM	U_LFAPRESC0.
			status of CM	U_LFAPRESC0.  Description
·	Used to check the		status of CM	
	Used to check the		status of CM	Description
1	Value 0	synchronization		Description  CMU_LFAPRESC0 is ready for update
	Value 0 1	synchronization		Description  CMU_LFAPRESC0 is ready for update  CMU_LFAPRESC0 is busy synchronizing new value
1	Value 0 1 Reserved	To ensure tions	compatibility v	Description  CMU_LFAPRESC0 is ready for update  CMU_LFAPRESC0 is busy synchronizing new value  with future devices, always write bits to 0. More information in 1.2 Conven-  Low Frequency a Clock Enable 0 Busy
1	Value  0  1  Reserved  LFACLKEN0	To ensure tions	compatibility v	Description  CMU_LFAPRESC0 is ready for update  CMU_LFAPRESC0 is busy synchronizing new value  with future devices, always write bits to 0. More information in 1.2 Conven-  Low Frequency a Clock Enable 0 Busy
1	Used to check the  Value  0  1  Reserved  LFACLKEN0  Used to check the	To ensure tions	compatibility v	Description  CMU_LFAPRESC0 is ready for update  CMU_LFAPRESC0 is busy synchronizing new value  with future devices, always write bits to 0. More information in 1.2 Conventow Frequency a Clock Enable 0 Busy  U_LFACLKEN0.

## 11.5.42 CMU\_FREEZE - Freeze Register

REGFREEZE

0

Offset															Bi	t Po	siti	on														
0x144	31	30	29	28	27	56	25	24	23	22	72	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset																										1						0
Access																																RW
Name																																REGFREEZE
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:1	Re	serv	ed				To tio		ure	com	pati	bility	/ wit	h fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Cor	nven	)-

When set, the update of the Low Frequency clock control registers is postponed until this bit is cleared. Use this bit to update several registers simultaneously.

**Register Update Freeze** 

Value	Mode	Description
0	UPDATE	Each write access to a Low Frequency clock control register is updated into the Low Frequency domain as soon as possible.
1	FREEZE	The LE Clock Control registers are not updated with the new written value.

RW

0

## 11.5.43 CMU\_PCNTCTRL - PCNT Control Register

Offset									E	Bit Pos	ition											
0x150	30 30 29	28	26	2 2	23	2 2	20	19	1 18	9 !	<del>را</del> 5 <del>1</del>	5 3	7 =	10	တ ဆ	7	o 2	4	က	2	-	0
Reset				'		'			1						'		0	0	0	0	0	0
Access																	RWH	RWH	RWH	RWH	RWH	RWH
																	KSEL	KEN	KSEL	KEN	KSEL	KEN
Name																	PCNT2CLKSEL	PCNT2CLKEN	PCNT1CLKSEL	PCNT1CLKEN	PCNT0CLKSEL	PCNT0CLKEN
Bit	Name		F	Reset		A	cces	s I	Descri	ption												
31:6	Reserved			To ens ions	ure co	ompa	tibility	y wit	h futur	e devid	ces, al	lways	write I	bits to	0. Mc	ore info	ormati	on ir	1.2	Cor	iver	1-
5	PCNT2CL	KSEL	0	)		R	WH	F	PCNT2	2 Clock	c Sele	ct										
	This bit con	ntrols wh	hich cl	lock th	nat is ı	used <sup>·</sup>	for th	e P0	CNT.													
	Value		N	Node				[	Descri	otion												_
	0		L	FACL	.K			L	LFACL	K is clo	ocking	PCN <sup>-</sup>	Т2									_
	1		F	PCNT2	2S0			E	Extern	al pin F	PCNT2	2_S0 i	s cloc	king I	PCNT	)						_
4	PCNT2CL	KEN	0	)		R	WH	ı	PCNT2	2 Clock	c Ena	ble										
	This bit ena	ables/dis	sables	s the c	lock t	o the	PCN	IT.														
	Value							[	Descri	otion												_
	0							F	PCNT2	2 is disa	abled											
	1							F	PCNT2	2 is ena	abled											_
3	PCNT1CL	KSEL	0	)		R	WH	F	PCNT1	Clock	c Sele	ct										
	This bit cor	ntrols wh	hich cl	lock th	nat is ı	used :	for th	e P0	CNT.													
	Value		N	Node				[	Descri	otion												_
	0		L	FACL	.K			L	LFACL	K is clo	ocking	PCN <sup>-</sup>	ТО									_
	1		F	PCNT'	1S0			E	Externa	al pin F	PCNT'	1_S0 i	s cloc	king I	PCNT	)						_
2	PCNT1CL	KEN	0	)		R	WH	ı	PCNT1	l Clock	c Ena	ble										
	This bit ena	ables/dis	sables	s the c	lock t	o the	PCN	IT.														
	Value							[	Descrip	otion												_
	0							F	PCNT1	l is dis	abled											_
	1							F	PCNT1	l is ena	abled											_
1	PCNT0CL	KSEL	0	)		R	WH	ı	PCNT	) Clocl	c Sele	ct										
	This bit con	ntrols wh	hich cl	lock th	nat is ı	used <sup>·</sup>	for th	e P0	CNT.													
	Value		N	Mode				[	Descri	otion												_
																						_

Bit	Name	Reset	Access	Description
	0	LFACLK		LFACLK is clocking PCNT0
	1	PCNT0S0		External pin PCNT0_S0 is clocking PCNT0
0	PCNT0CLKEN	0	RWH	PCNT0 Clock Enable
	This bit enables/disal	oles the clock to	the PCNT.	

### 11.5.44 CMU\_ADCCTRL - ADC Control Register

Offset															Bi	t Po	siti	on														
0x15C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	=	10	6	ω	7	9	5	4	က	7	~ c	_ >
Reset			•			•								•					•			•	•	0			5	2		·		
Access																								RWH			1/4/0					
Name																								ADCOCLKINV			10000	ADCOCENSEL				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
8	ADC0CLKINV	0	RWH	Invert Clock Selected By ADC0CLKSEL
	This bit enables inv	erting the sele	cted clock to A	ADC0.
7:6	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
5:4	ADC0CLKSEL	0x0	RWH	ADC0 Clock Select

This bit controls which clock is used for ADC0 in case ADCCLKMODE in ADCn\_CTRL is set to ASYNC. It should only be changed when ADCCLKMODE in ADCn\_CTRL is set to SYNC. HFXO should never be selected as clock source for ADC0 when disabling the HFXO (e.g. because of EM2 entry).

Value	Mode	Description
0	DISABLED	ADC0 is not clocked
1	AUXHFRCO	AUXHFRCO is clocking ADC0
2	HFXO	HFXO is clocking ADC0
3	HFSRCCLK	HFSRCCLK is clocking ADC0
Reserved	To ensure compatik	pility with future devices, always write bits to 0. More information in 1.2 Conven

3:0

# 11.5.45 CMU\_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Ві	it Po	siti	on														
0x170	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		'		0										<u>'</u>		•				'						'	•			'	0	0
Access				RW																											₩ M	RW
Name				CLKINOPEN																											CLKOUT1PEN	CLKOUTOPEN

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
28	CLKIN0PEN	0	RW	CLKIN0 Pin Enable
	When set, the CLKING	0 pin is enabled.		
27:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	CLKOUT1PEN	0	RW	CLKOUT1 Pin Enable
	When set, the CLKOU	JT1 pin is enable	ed.	
0	CLKOUT0PEN	0	RW	CLKOUT0 Pin Enable
	When set, the CLKOU	JT0 pin is enable	ed.	

## 11.5.46 CMU\_ROUTELOC0 - I/O Routing Location Register

Offset				Bit Position			
0x174	30 30 37 27 28 29 26 26	22 23 23 25 25	20 20	0 8 1 9 4	8 6 1 1 1 1 3	<b>6</b> 7	υ 4 m 7 - 0
Reset					00×0		00×0
Access					WR O		WA O
Access							
Name					CLKOUT1LOC		CLKOUT0LOC
Bit	Name	Reset	Access	Description			
31:14	Reserved	To ensure com	patibility w	vith future devices, alv	ways write bits to 0. Mor	re inforn	nation in 1.2 Conven-
13:8	CLKOUT1LOC	0x00	RW	I/O Location			
	Decides the location of	f the CLKOUT1.					
_	Value	Mode		Description			
=	0	LOC0		Location 0			
	1	LOC1		Location 1			
	2	LOC2		Location 2			
	3	LOC3		Location 3			
	4	LOC4		Location 4			
	5	LOC5		Location 5			
	6	LOC6		Location 6			
_	7	LOC7		Location 7			
7:6	Reserved	To ensure com	npatibility w	vith future devices, alv	ways write bits to 0. Mor	re inforn	nation in 1.2 Conven-
5:0	CLKOUT0LOC	0x00	RW	I/O Location			
	Decides the location of	f the CMU CLK	OUT0.				
_	Value	Mode		Description			
=	0	LOC0		Location 0			
	1	LOC1		Location 1			
	2	LOC2		Location 2			
	3	LOC3		Location 3			
	4	LOC4		Location 4			
	5	LOC5		Location 5			
	6	LOC6		Location 6			
	7	LOC7		Location 7			

# 11.5.47 CMU\_ROUTELOC1 - I/O Routing Location Register

Offset															Bi	t Po	sitio	on														
0x178	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	2	4	က	2	← c	_ >_
Reset																													0	nxn		
Access																													í	<b>≩</b>		
Name																													0	CLAINULOC		
Bit	Na	me	Reset Acce									ces	s I	Des	crip	tion																
							To ensure compatibility wit																									
31:6	Re	serv	/ed						ure (	com	pati	bility						s, alv	vays	s wr	ite b	its to	o 0.	Моі	re in	form	natic	n in	1.2	. Coi	nven-	
<i>31:6</i> 5:0			ved 0LO	С				าร	ure (	com	pati RW		v wit	h fu		dev	ices	, alv	vays	s wr	ite b	its to	o 0.	Моі	re in	form	natic	n in	1.2	? Coi	iven-	
	CL	.KIN			catio	n of	0x0	00					v wit	h fu	ture	dev	ices	s, alv	way	s wr	ite b	its to	o 0.	Moi	re in	form	natio	on in	1.2	? Coi	nven-	
	CL De	.KIN	0LO		catio	n of	0x0	ns 00 CL					v wit	h fu	ture	dev	ices	;, alv	ways	s wr	ite b	its to	o 0.	Moi	re in	form	natio	n in	1.2	! Coi	nven-	
	CL De	KIN cide	0LO		catio	n of	0x0	ns 00 CL de					v wit	h fu	ture _oca	dev	ices	;, alv	way	s wr	ite b	its to	o 0.	Мон	re in	form	natio	on in	1.2	? Coi	nven-	
	CL De	KIN cide	0LO		catio	on of	0x0 f the	oc CL de C0					wit	h fu	ture _oca	devi	ices	:, alv	ways	s wr	ite b	its to	o 0.	Moi	re in	form	natio	on in	1.2	? Coi	nven-	
	CL De Va	KIN cide	0LO		catio	on of	0x0 f the	ons OO CL de CO C1					wit	Dese	ture  oca  cripti	devi	ices	;, alv	ways	s wn	ite b	its to	0.	Mor	re in	form	natic	n in	1.2	? Con	nven-	
	CL De Va 0	KIN cide	0LO		catic	on of	ox0 f the Mo	on CL de CO C1 C2					/ wit	Desi Loca Loca	cripti	deviation 0 1	ices	:, alv	way	s wn	ite b	its to	0.	Mor	re in	form	natic	n in	1.2	? Cor	nven-	

### 11.5.48 CMU\_LOCK - Configuration Lock Register

Offset															Bi	t Po	siti	on														
0x180	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•					•	•	•	•			,					•		•		•	0	nnnnn	•	•	•	•		•	
Access																									[ }							
Name																								7	LOCANE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Key

Write any other value than the unlock code to lock CMU\_CTRL, CMU\_ROUTEPEN, CMU\_ROUTELOC0, CMU\_ROUTE-LOC1, CMU\_HFRCOCTRL, CMU\_AUXHFRCOCTRL, CMU\_LFRCOCTRL, CMU\_ULFRCOCTRL, CMU\_HFXOCTRL, CMU HFXOCTRL1, CMU HFXOSTARTUPCTRL, CMU HFXOSTEADYSTATECTRL, CMU HFXOTIMEOUTCTRL, CMU\_LFXOCTRL, CMU\_OSCENCMD, CMU\_CMD, CMU\_DBGCLKSEL, CMU\_HFCLKSEL, CMU\_LFACLKSEL, CMU LFECLKSEL, CMU\_LFRCLKSEL, CMU HFBUSCLKENO, CMU HFUNDIVCLKENO, CMU LFBCLKSEL, CMU\_HFPERCLKEN0, CMU\_HFRADIOCLKEN0, CMU\_HFRADIOALTCLKEN0, CMU\_HFPRESC, CMU\_HFCORE-CMU\_HFRADIOPRESC, CMU\_HFRADIOALTPRESC, CMU\_HFPERPRESC, CMU\_HFEXPPRESC, CMU\_LFACLKEN0, CMU\_LFBCLKEN0, CMU\_LFECLKEN0, CMU\_LFRCLKEN0, CMU\_LFAPRESC0, CMU\_LFBPRESC0, CMU\_LFEPRESCO, CMU\_LFRPRESCO, CMU\_ADCCTRL CMU\_LVDSCTRL, and CMU\_PCNTCTRL from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	CMU registers are unlocked
LOCKED	1	CMU registers are locked
Write Operation		
LOCK	0	Lock CMU registers
UNLOCK	0x580E	Unlock CMU registers

### 12. SMU - Security Management Unit



#### **Quick Facts**

#### What?

The Security Management Unit (SMU) forms the control and status/reporting component of bus-level security in the EFR32xG12 Wireless Gecko.

#### Why?

Enables a robust and low-energy security solution at the system level

#### How?

Hardware context switching and access control provided via BLS components.

#### 12.1 Introduction

The Security Management Unit (SMU) peripheral adds hardware access control over all of the MCU peripherals that are managed by low level firmware integrated into a Real Timer Operating System (RTOS). The SMU is used in conjuntion with the Cortex-M operating modes (privileged and non-privileged) and the Memory Protection Unit (MPU). The EFR32xG12 Wireless Gecko MCUs include the ARM v7-M MPU that defines configurable access parameters to regions within the entire CPU memory map. The MPU is not covered in detail in this reference manual. For a complete description of the MPU registers etc, consult the ARM v7-M Architecture Reference Manual. The MPU can define up to 8 regions of varying sizes within the memory map, with each region also being able to be split into 8 equal sub-regions. Using these regions, firmware can define rules that enforce privileged and non-privileged accesses to different memory locations. For example, sections of flash can be marked as priviliged access, whereas other areas within the flash can be marked as having non-privileged mode access. Only privileged mode regions can access other privileged mode regions. Accesses attempted by a non-privileged region to a privileged region will cause a fault. The access permissions can be extended across the entire memory map including the peripheral region.

The Cortex-M starts up in privileged mode and the MPU is disabled after reset which means all regions in the memory map are accessble to the running application code. For many applications this is sufficient and the MPU remains disabled. However, when using a RTOS the kernel requires protection from user code and will switch to privileged mode and create tasks in non-privileged or thread mode. In addition, security is also a concern, so MCU peripherals should be protected to avoid security holes. Adding peripheral security to systems requires an increased number of MPU regions to protect areas such as the peripheral registers, including bit set/clear and bit banding regions. The defined regions are also dynamic based on the task requirements and in many cases the number of regions required exceeds the number of regions that can be enabled by the MPU.

The SMU is used to extend the access controls of each peripheral beyond the number of regions available using the MPU. The SMU peripheral registers provide the configuration and status bits for the Peripheral Protection Unit (PPU) to the CPU. The PPU is the underlying hardware component that operates on the low level bus interfaces within the SoC to derive the status for each peripheral.

#### 12.2 Features

The main features of the SMU are as follows:

- · Contains control and status registers for hardware bus level component instances (e.g., the PPU)
- Simplifies RTOS context switching
  - · Hardware to complement any software context switching enabled by an MPU
  - Hardware-enforced access control extends capability of the v7-M MPU regions
  - · One bit control per peripheral reduces software overhead while dynamically modifying access permissions
- A configurable interrupt line that can be triggered from peripheral access fault events

### 12.3 Functional Description

An overview of the SMU module within the system is shown in Figure 12.1 Bus-Level Security System View on page 383.




Figure 12.1. Bus-Level Security System View

### 12.3.1 PPU - Peripheral Protection Unit

The number of peripheral memory regions on the device exceeds the number of configurable regions available using the MPU. While it is possible to manage finer granularity of memory security through software, the PPU provides a hardware solution for fine-grained peripheral-level protection to eliminate the performance degradation associated with a partially software-managed solution.

The PPU provides a hardware access barrier to any peripheral that is configured to be protected. When an attempt is made to access a peripheral without the required privilege level, the PPU detects the fault and intercepts the access. No write or read of the peripheral register space occurs, and an all-zero value is returned if the access is a read. See 12.3.2.2 PPU Control for more details on how access faults are reported to the CPU.

**Note:** The CPU is the only system bus master in the EFR32xG12 Wireless Gecko that can trigger access faults. All other masters are given full access privileges and have no configurable context switching enabled.

#### 12.3.2 Programming Model

The SMU does not provide any access control out of reset and needs to be configured by software. SMU access controls should be configured along with the MPU configuration. This is typically performed in a bootloader or other low level RTOS kernel/supervisor code prior to user code or other non-privileged code execution. At least one MPU region will be allocated to the entire peripheral region as a full access region (0x4000\_0000 - 0x4006\_FFFF). An RTOS kernel/supervisor can dynamically allocate peripheral accessibility by maintaining the hardware and software contexts available to each task. In the chart below there are mutiple tasks and the system switches between Task A and Task B via the RTOS handler. There are 16 peripherals shown in the example split between two regions. Task A has rights to access peripherals 0, 1, 4, 5 and 7, whereas task B has rights to access the complement of A (2, 3, and 6). After a Task B IRQ, the privileged OS handler is entered which signals the supervisor to reprogram the regions using the SMU based on an access control list. Control is then handed to Task B in non-privileged mode.




Figure 12.2. Peripheral Access Control Example

All hardware protections happen immediately in response to SMU configuration register writes without any latency cycles. However, since software instructions may be optimized or pipelined, it is important to make sure that software memory barrier instructions are used as needed after any SMU re-configuration before moving on or changing contexts. This ensures that the hardware context switch has taken full effect.

For the remainder of this section, the programming model is split into general SMU controls and component-specific controls (e.g., PPU).

#### 12.3.2.1 Interrupt Control/Status

The SMU follows the standard EFR32xG12 Wireless Gecko interrupt programming model with SMU IF/IFS/IFC/IEN registers.

There is one interrupt bit PPUPRIV that will trigger on privilege faults detected by the PPU. Such fault mechanisms are configured as specified in 12.3.2.2 PPU Control

#### 12.3.2.2 PPU Control

The PPU\_CTRL register provides an ENABLE bit that allows bypassing all PPU checking when set to 0. In this case, the rest of the PPU registers have no effect, and no access faults will occur. This is the reset state of the SMU.

When the ENABLE bit of PPU\_CTRL register is asserted, access protection is configured on a peripheral-by-peripheral basis using the SMU\_PPUPATDx register(s). Setting a bit in the SMU\_PPUPATDx register to one configures the corresponding peripheral controlled by that bit to privileged access only. The single bit mode control for each peripheral provides fast hardware context switching for peripheral sharing, while still supporting fast software context switches for task-based CPU context switching.

**Note:** The SMU itself is a peripheral which has protection afforded by the PPU. A proper security/privilege context configuration requires setting of the SMU's access control bits properly at startup so that only a top-level task (e.g., a uVisor from ARM) can perform security/privilege context switches.

When a peripheral has access protection configured and the peripheral is accessed with invalid privilege credentials, then an access fault occurs. The corresponding interrupt flag in SMU\_IF is asserted and the ID of the peripheral for which an unpriviliged access was attempted is captured in the PERIPHID bit-field of the PPU Fault Status register (SMU\_PPUFS). This peripheral ID is held stable until all PPU interrupt flags are cleared to ensure that the first unprivileged access that caused the fault is not overwritten due to subsequent faults before being acknowledged by software.

**Note:** In the case of simultaneously occurring faults (which may be possible in some systems), only one of the faults' peripheral IDs will be captured. There is no inherent peripheral priority defined that would result in one peripheral being recognized before another.

### 12.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x00C	SMU_IF	R	Interrupt Flag Register
0x010	SMU_IFS	W1	Interrupt Flag Set Register
0x014	SMU_IFC	(R)W1	Interrupt Flag Clear Register
0x018	SMU_IEN	RW	Interrupt Enable Register
0x040	SMU_PPUCTRL	RW	PPU Control Register
0x050	SMU_PPUPATD0	RW	PPU Privilege Access Type Descriptor 0
0x054	SMU_PPUPATD1	RW	PPU Privilege Access Type Descriptor 1
0x090	SMU_PPUFS	R	PPU Fault Status

## 12.5 Register Description

# 12.5.1 SMU\_IF - Interrupt Flag Register

Offset															Ві	it Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•						•	•		•					•	•			•		•		•			•				0
Access																																2
Name																																PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	R	PPU Privilege Interrupt Flag
	Triggered when a priv	rilege fault occur	s in the Pe	ripheral Protection Unit

## 12.5.2 SMU\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	ositi	on														
0x010	33	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	တ	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																W
Name																																PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	W1	Set PPUPRIV Interrupt Flag
	Write 1 to set the P	PUPRIV interru	ıpt flag	

## 12.5.3 SMU\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																(R)W1
Name																																PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	(R)W1	Clear PPUPRIV Interrupt Flag
	14/21 4 (	L. DDLIDDIVI		

Write 1 to clear the PPUPRIV interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).

### 12.5.4 SMU\_IEN - Interrupt Enable Register

Offset															Bi	t Pc	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	æ	7	9	2	4	က	2	_	0
Reset		'	'	•	'					•	•		•			'										•		•	•			0
Access																																RW
Name																																PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	RW	PPUPRIV Interrupt Enable
	Enable/disable the P	PUPRIV interru	ıpt	

## 12.5.5 SMU\_PPUCTRL - PPU Control Register

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset						•										•					•		•		•	•	•	•		•		0
Access																																RW
Name																																ENABLE
Bit	Na	me					Re	set			Ac	cess	s 1	Des	crip	tion																
31:1	Re	serv	⁄ed				To tion		ure (	com	pati	bility	wit	h fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	to 0.	Мо	re ir	nforn	natio	on ii	n 1.2	Col	nvei	n-
0	EN	IABL	E.				0				RW	/																				
	Se	t to e	enat	ole d	chec	king	of p	oerip	her	al a	cces	ss																				
	Va	lue											[	Des	cript	ion																
	0												ı	Privi	lege	/Se	curit	y-le	vel (	ched	king	g co	mpl	etely	/ by	pas	sed	in tl	ne P	PU		
	1												E	Beha	avio	r coı	ntrol	led l	by F	PPU	_PA	TD										

## 12.5.6 SMU\_PPUPATD0 - PPU Privilege Access Type Descriptor 0

Set peripheral bits to 1 to mark as privileged access only

Offset															Ві	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			0	0	0		0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0		0		•	0	0	0
Access			₽	₽	₽		₹	₽	₽	₽	M M	Z N	₽	% M	₽	₽		₽	M	₽	₽	₽	₽	₽	₽		₽			₽	₽	RW W
Name			PCNT2	PCNT1	PCNT0		LEUART0	LETIMERO	LESENSE	LDMA	MSC	IDAC0	I2C1	I2C0	GPIO	GPCRC		FPUEH	EMU	PRS	VDAC0	CSEN	CRYPT01	CRYPT00	CRYOTIMER		CMU			ADC0	ACMP1	ACMP0

Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29	PCNT2	0	RW	Pulse Counter 2 access control bit
	Access control only	for PCNT2		
28	PCNT1	0	RW	Pulse Counter 1 access control bit
	Access control only	for PCNT1		
27	PCNT0	0	RW	Pulse Counter 0 access control bit
	Access control only	for PCNT0		
26	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
25	LEUART0	0	RW	Low Energy UART 0 access control bit
	Access control only	for LEUART0		
24	LETIMER0	0	RW	Low Energy Timer 0 access control bit
	Access control only	for LETIMER0		
23	LESENSE	0	RW	Low Energy Sensor Interface access control bit
	Access control only	for LESENSE		
22	LDMA	0	RW	Linked Direct Memory Access Controller access control bit
	Access control only	for LDMA		
21	MSC	0	RW	Memory System Controller access control bit
	Access control only	for MSC		
20	IDAC0	0	RW	Current Digital to Analog Converter 0 access control bit
	Access control only	for IDAC0		
19	I2C1	0	RW	I2C 1 access control bit
	Access control only	for I2C1		
18	I2C0	0	RW	I2C 0 access control bit
	Access control only	for I2C0		
17	GPIO	0	RW	General purpose Input/Output access control bit
	Access control only	for GPIO		

				ONO - decurity Management On
Bit	Name	Reset	Access	Description
16	GPCRC	0	RW	General Purpose CRC access control bit
	Access control only	y for GPCRC		
15	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
14	FPUEH	0	RW	FPU Exception Handler access control bit
	Access control only	y for FPUEH		
13	EMU	0	RW	Energy Management Unit access control bit
	Access control only	y for EMU		
12	PRS	0	RW	Peripheral Reflex System access control bit
	Access control only	y for PRS		
11	VDAC0	0	RW	Digital to Analog Converter 0 access control bit
	Access control only	y for VDAC0		
10	CSEN	0	RW	Capacitive touch sense module access control bit
	Access control only	y for CSEN		
9	CRYPTO1	0	RW	Advanced Encryption Standard Accelerator 1 access control bit
	Access control only	y for CRYPTO1		
8	CRYPTO0	0	RW	Advanced Encryption Standard Accelerator 0 access control bit
	Access control only	y for CRYPTO0		
7	CRYOTIMER	0	RW	CryoTimer access control bit
	Access control only	y for CRYOTIMER		
6	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	CMU	0	RW	Clock Management Unit access control bit
	Access control only	y for CMU		
4:3	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	ADC0	0	RW	Analog to Digital Converter 0 access control bit
	Access control only	y for ADC0		
1	ACMP1	0	RW	Analog Comparator 1 access control bit
	Access control only	y for ACMP1		
0	ACMP0	0	RW	Analog Comparator 0 access control bit
	Access control only	y for ACMP0		

## 12.5.7 SMU\_PPUPATD1 - PPU Privilege Access Type Descriptor 1

Set peripheral bits to 1 to mark as privileged access only

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset			•														0	0	0	0	0	0	0	0	0	0	0		0	0	0	
Access																	₩ N	S N	₩ N	S N	R M	₹	₽	₹	₽	₽	₽		₩ M	₽	₽	
Name																	WTIMER1	WTIMERO	WDOG1	WDOG0	USART3	USART2	USART1	USART0	TRNG0	TIMER1	TIMERO		SMU	RTCC	RMU	

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15	WTIMER1	0	RW	Wide Timer 1 access control bit
	Access control only for	or WTIMER1		
14	WTIMER0	0	RW	Wide Timer 0 access control bit
	Access control only fo	or WTIMER0		
13	WDOG1	0	RW	Watchdog 1 access control bit
	Access control only fo	or WDOG1		
12	WDOG0	0	RW	Watchdog 0 access control bit
	Access control only fo	or WDOG0		
11	USART3	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 3 access control bit
	Access control only for	or USART3		
10	USART2	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 2 access control bit
	Access control only for	or USART2		
9	USART1	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 1 access control bit
	Access control only for	or USART1		
8	USART0	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 0 access control bit
	Access control only fo	or USART0		
7	TRNG0	0	RW	True Random Number Generator 0 access control bit
	Access control only fo	or TRNG0		
6	TIMER1	0	RW	Timer 1 access control bit
	Access control only fo	or TIMER1		
5	TIMER0	0	RW	Timer 0 access control bit
	Access control only fo	or TIMER0		
4	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
3	SMU	0	RW	Security Management Unit access control bit
	Access control only	y for SMU		
2	RTCC	0	RW	Real-Time Counter and Calendar access control bit
	Access control only	y for RTCC		
1	RMU	0	RW	Reset Management Unit access control bit
	Access control only	y for RMU		
0	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

### 12.5.8 SMU\_PPUFS - PPU Fault Status

Offset															Bi	t Po	siti	on														
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	-	0
Reset		•	1									•		1	•	•					'						•		0x00			
Access																													œ			
Name																													PERIPHID			

Bit	Name	Reset	Access Description
31:7	Reserved	To ensure co	ompatibility with future devices, always write bits to 0. More information in 1.2 Conven-
6:0	PERIPHID	0x00	R

Holds the peripheral ID of the first peripheral that was accessed resulting in an access fault. This ID is not valid unless one of the PPU interrupt flags is set. Any other access faults that occur are not captured until all the PPU interrupt flags are cleared

Value	Mode	Description
0	ACMP0	Analog Comparator 0
1	ACMP1	Analog Comparator 1
2	ADC0	Analog to Digital Converter 0
5	CMU	Clock Management Unit
7	CRYOTIMER	CryoTimer
8	CRYPTO0	Advanced Encryption Standard Accelerator 0
9	CRYPTO1	Advanced Encryption Standard Accelerator 1
10	CSEN	Capacitive touch sense module
11	VDAC0	Digital to Analog Converter 0
12	PRS	Peripheral Reflex System
13	EMU	Energy Management Unit
14	FPUEH	FPU Exception Handler
16	GPCRC	General Purpose CRC
17	GPIO	General purpose Input/Output
18	I2C0	I2C 0
19	I2C1	I2C 1
20	IDAC0	Current Digital to Analog Converter 0
21	MSC	Memory System Controller
22	LDMA	Linked Direct Memory Access Controller
23	LESENSE	Low Energy Sensor Interface
24	LETIMER0	Low Energy Timer 0
25	LEUART0	Low Energy UART 0

Name	Reset	Access	Description
27	PCNT0		Pulse Counter 0
28	PCNT1		Pulse Counter 1
29	PCNT2		Pulse Counter 2
33	RMU		Reset Management Unit
34	RTCC		Real-Time Counter and Calendar
35	SMU		Security Management Unit
37	TIMER0		Timer 0
38	TIMER1		Timer 1
39	TRNG0		True Random Number Generator 0
40	USART0		Universal Synchronous/Asynchronous Receiver/Transmitter 0
41	USART1		Universal Synchronous/Asynchronous Receiver/Transmitter 1
42	USART2		Universal Synchronous/Asynchronous Receiver/Transmitter 2
43	USART3		Universal Synchronous/Asynchronous Receiver/Transmitter 3
44	WDOG0		Watchdog 0
45	WDOG1		Watchdog 1
46	WTIMER0		Wide Timer 0
47	WTIMER1		Wide Timer 1

#### 13. RTCC - Real Time Counter and Calendar



#### **Quick Facts**

#### What?

The Real Time Counter and Calendar (RTCC) is a 32-bit counter ensuring timekeeping in low energy modes. The RTCC also includes a calendar mode for easy time and date keeping. In addition, the RTCC includes 128 bytes of general purpose retention data, allowing persistent data storage in all energy modes except EM4 Shutoff.

### Why?

Timekeeping over long time periods while using as little power as possible is required in many low power applications.

#### How?

A low frequency oscillator is used as clock signal and the RTCC has three different Capture/Compare channels which can trigger wake-up, generate PRS signalling, or capture system events. 32-bit resolution and selectable prescaling allow the system to stay in low energy modes for long periods of time and still maintain reliable timekeeping.

#### 13.1 Introduction

The Real Time Counter and Calendar (RTCC) contains a 32-bit counter/calendar in combination with a 15-bit pre-counter to allow flexible prescaling of the main counter. The RTCC is available in all energy modes except EM4 Shutoff.

Three individually configurable Capture/Compare channels are available in the RTCC. These can be used to trigger interrupts, generate PRS signals, capture system events, and to wake the device up from a low energy mode. The RTCC also includes 128 bytes of general purpose storage and a Binary Coded Decimal (BCD) calendar mode, enabling easy time and date keeping.

#### 13.2 Features

- · 32-bit Real Time Counter.
- 15-bit pre-counter, for flexible frequency scaling or for use as an independent counter.
- · EM4 Hibernate operation and wakeup.
- · 128 byte general purpose retention data.
- · Oscillator failure detection.
- Can continue through system reset; only reset by power loss, pin, or software reset.
- · Calendar mode.
  - · BCD encoding.
  - · Three programmable alarms.
  - · Leap year correction.
- · Three Capture/Compare registers.
  - Capture of PRS events from other parts of the system.
  - · Compare match or input capture can trigger interrupts.
  - Compare register 1, RTCC\_CC1\_CCV can be used as a top value for the main counter.
  - Compare register 0, RTCC\_CC0\_CCV can be used as a top value for the pre-counter.
  - · Compare match events are available to other peripherals through the Peripheral Reflex System (PRS).

### 13.3 Functional Description

The RTCC is a 32-bit up-counter with three Capture/Compare channels. In addition, the RTCC includes a 15-bit pre-counter which can be used as an independent counter or to prescale the main counter. An overview of the RTCC module is shown in Figure 13.1 RTCC Overview on page 396.




Figure 13.1. RTCC Overview

#### 13.3.1 Counter

The RTCC consists of two counters; the 32-bit main counter, RTCC\_CNT (RTCC\_TIME and RTCC\_DATE in calendar mode), and a 15-bit pre-counter, RTCC\_PRECNT. The pre-counter can be used as an independent counter or to generate a specific frequency for the main counter. In both configurations, the pre-counter can be used to generate compare match events or be captured in the Capture/Compare channels as a result of an external PRS event. Refer to 13.3.2 Capture/Compare Channels for details on how to configure the Capture/Compare channels for use with the pre-counter.




Figure 13.2. RTCC counters

The RTCC is enabled by setting the ENABLE bit in RTCC\_CTRL. When the RTCC is enabled, the pre-counter (RTCC\_PRECNT) increments upon each positive clock edge of LFCLK<sub>RTCC</sub>. If CNTTICK in RTCC\_CTRL is set to PRESC, the pre-counter will continue to count up, wrapping around to zero when it overflows. If CNTTICK in RTCC\_CTRL is set to CCV0MATCH, the pre-counter will wrap around when it hits the value configured in RTCC\_CC0.

The main counter of the RTCC, RTCC\_CNT, has two modes; normal mode and calendar mode. In normal mode, the main counter is available in RTCC\_CNT and increments upon each tick given from the pre-counter. Refer to 13.3.1.1 Normal Mode for a description on how to configure the frequency of these ticks. In calendar mode, the counter value is available in RTCC\_TIME and RTCC\_DATE, keeping track of seconds, minutes, hours, day of month, day of week, months, and years, all encoded in BCD format. Refer to 13.3.1.2 Calendar Mode for details on this mode. The mode of the main counter is configured in CNTMODE in RTCC\_CTRL. The differences between the two modes are summarized below.

### Normal mode

- Incremental counter, RTCC\_CNT.
- RTCC\_CCx\_CCV used for Capture/Compare value.

### · Calendar mode

- BCD counters, RTCC\_DATE, RTCC\_TIME.
- RTCC CCx TIME and RTCC CCx DATE used for Capture/Compare value.

**Note:** The mode of the RTCC must be configured for CALENDAR mode in RTCC\_CTRL\_CNTMODE before writing to the mode dependent registers, RTCC\_TIME, RTCC\_DATE, RTCC\_CCx\_TIME, and RTCC\_CCx\_DATE. Writes to these registers when in NORMAL mode will be ignored.

#### 13.3.1.1 Normal Mode

The main counter can receive a tick based on different tappings from the pre-counter, allowing the ticks to be power of 2 divisions of the  $LFCLK_{RTCC}$ . For more accurate configuration of the tick frequency,  $RTCC\_CCO\_CCV[14:0]$  can be used as a top value for  $RTCC\_PRECNT$ . When reaching the top value, the main counter receives a tick and the pre-counter wraps around. Table 13.1 RTCC Resolution Vs Overflow,  $F_{LFCLK}$  = 32768 Hz on page 398 summarizes the resolutions available when using a 32768 Hz oscillator as source for  $LFCLK_{RTCC}$ .

Table 13.1. RTCC Resolution Vs Overflow, F<sub>LFCLK</sub> = 32768 Hz

RTCC_CTRL_CNTTICK	RTCC_CTRL_CNTPRESC	Main counter period, T <sub>CNT</sub>	Overflow
CCV0MATCH	Don't care	(RTCC_CC0_CCV + 1)/F <sub>LFCLK</sub> s	2 <sup>32</sup> *T <sub>CNT</sub> seconds
	DIV1	30.5 µs	36.4 hours
	DIV2	61 µs	72.8 hours
	DIV4	122 µs	145.6 hours
	DIV8	244 µs	12 days
	DIV16	488 µs	24 days
	DIV32	977 µs	48 days
	DIV64	1.95 ms	97 days
PRESC	DIV128	3.91 ms	194 days
PRESC	DIV256	7.81 ms	388 days
	DIV512	15.6 ms	776 days
	DIV1024	31.25 ms	4.2 years
	DIV2048	62.5 ms	8.5 years
	DIV4096	0.125 s	17 years
	DIV8192	0.25 s	34 years
	DIV16384	0.5 s	68 years
	DIV32768	1 s	136 years

By default, the counter will keep counting until it reaches the top value, 0xFFFFFFF, before it wraps around and continues counting from zero. By setting CCV1TOP in RTCC\_CTRL, a Capture/Compare channel 1 compare match will result in the main counter wrapping to 0. The timer will then wrap around on a channel 1 compare match (RTCC\_CNT = RTCC\_CC1\_CCV). Before using the CCV1TOP setting, make sure to set this bit prior to or at the same time the RTCC is enabled. Setting CCV1TOP after enabling the RTCC (RTCC\_CTRL\_MODE != DISABLED) may cause unintended operation (e.g. if RTCC\_CNT > RTCC\_CC1\_CCV, RTCC\_CNT will wrap when reaching 0xFFFFFFFF rather than RTCC\_CC1\_CCV).

### Note:

If the RTCC is being reconfigured, and capture compare channel 1 has previously been used, a CCV1TOP wrap event might be pending. This would lead to the first tick of the main counter being a wrap to 0. To clear any pending wrap events, use the following procedure before reconfiguring the RTCC:

- 1. RTCC->CC[1].CTRL = RTCC\_CC\_CTRL\_MODE\_OFF;
- 2.RTCC->CTRL = RTCC CTRL CNTTICK PRESC | RTCC CTRL CNTMODE NORMAL | RTCC CTRL ENABLE;
- 3. rtcc cnt pre = RTCC->CNT;
- 4. while(RTCC->CNT == rtcc cnt pre);
- Reconfigure the RTCC

#### 13.3.1.2 Calendar Mode

The RTCC includes a calendar mode which implements time and date decoding in hardware. Calendar mode is enabled by configuring CNTMODE in RTCC\_CTRL to CALENDAR. When in calendar mode, the counter value is available in RTCC\_TIME and RTCC\_DATE. RTCC\_TIME shows seconds, minutes, and hours while RTCC\_DATE shows day of month, month, year, and day of week. RTCC\_TIME and RTCC\_DATE are encoded in BCD format. In calendar mode, the pre-counter should be configured to give ticks with a period of one second, i.e. RTCC\_CTRL\_CNTTICK should be set to PRESC, and the CNTPRESC bitfield of the RTCC\_CTRL register should be set to DIV32768 if a 32768 Hz clock source is used.

In calendar mode, the time and date registers of the capture compare channels, RTCC\_CCx\_TIME and RTCC\_CCx\_DATE, are used to set compare values. Compare values can be set on seconds, minutes, hours, days, and months. Whether day of week or day of month is used for a Capture/Compare channel, it is configured in RTCC\_CCx\_CTRL\_DAYCC of the respective Capture/Compare channel.

The RTCC will automatically compensate for 28-, 29- (leap year), 30-, and 31-day months. The day of week counter, RTCC\_DATE\_DAYOW, is a three bit counter incrementing when RTCC\_TIME\_HOURT overflows, wrapping around every seventh day. Automatic leap year correction, extending the month of February from 28 to 29 days every fourth year is by default enabled, but can be disabled by setting the LYEARCORRDIS bit in RTCC\_CTRL. The pseudo-code for leap year correction is as follows:

```
if RTCC_DATE_YEARU modulo 2 = 0:
    if RTCC_DATE_YEARU modulo 4 = 0:
        leap_year = true
    else:
        leap_year = false
else:
    if (RTCC_DATE_YEARU + 2) modulo 4 = 0:
        leap_year = true
    else:
        leap_year = false
```

The seconds, minute, hour segments are represented in 24-hour BCD format. The month segments are enumerated as shown in Table 13.2 RTCC calendar enumeration on page 399.

Month	RTCC_DATE_MONTHT	RTCC_DATE_MONTHU
January	0b0	0b0001
February	0b0	0b0010
March	0b0	0b0011
April	0b0	0b0100
May	0b0	0b0101
June	0b0	0b0110
July	0b0	0b0111
August	0b0	0b1000
September	0b0	0b1001
October	0b1	0b0000
November	0b1	0b0001
December	0b1	0b0010

Table 13.2. RTCC calendar enumeration

### 13.3.1.3 RTCC Initialization

The counters of the RTCC, RTCC\_CNT (RTCC\_TIME and RTCC\_DATE in calendar mode) and RTCC\_PRECNT, can at any time be written by software, as long as the registers are not locked using RTCC\_LOCKKEY. All RTCC registers use the immediate synchronization scheme, described in 4.3.1 Writing.

**Note:** Writing to the RTCC\_PRECNT register may alter the frequency of the ticks for the RTCC\_CNT register.

### 13.3.2 Capture/Compare Channels

Three capture/compare channels are available in the RTCC. Each channel can be configured as input capture or output compare, by setting the corresponding MODE in the RTCC\_CCx\_CTRL register.





Figure 13.3. RTCC Compare match and PRS output illustration

In input capture mode the RTCC\_CNT (RTCC\_TIME and RTCC\_DATE in calendar mode) register is captured into the RTCC\_CCx\_CCV (RTCC\_CCx\_TIME and RTCC\_CCx\_DATE in calendar mode) register when an edge is detected on the selected PRS input channel. The active capture edge is configured in the ICEDGE control bits.

In output compare mode the compare values are set by writing to the RTCC compare channel registers RTCC\_CCx\_CCV (RTCC\_CCx\_TIME and RTCC\_CCx\_DATE in calendar mode). These values will be compared to the main counter, RTCC\_CNT (RTCC\_TIME and RTCC\_DATE in calendar mode), or a mixture of the main counter and the pre-counter, as illustrated in Figure 13.4 RTCC Compare base illustration on page 402. Compare base for the capture compare channels is set by configuring COMP-BASE in RTCC\_CCx\_CTRL.






Figure 13.4. RTCC Compare base illustration

Table 13.3 RTCC Capture/Compare Subjects on page 402 summarizes which registers being subject to comparison for different configurations of RTCC\_CTRL\_CNTMODE and RTCC\_CCx\_CTRL\_COMPBASE.

Table 13.3. RTCC Capture/Compare Subjects

RTCC_CTRL_CNTMODE	NORMAL	CALENDAR
RTCC_CCx_CTRL_COMPBASE = CNT	RTCC_CNT vs. RTCC_CCx_CCV	RTCC_TIME vs. RTCC_CCx_TIME and RTCC_DATE vs. RTCC_CCx_DATE
RTCC_CCx_CTRL_COMPBASE = PRECNT	{RTCC_CNT[16:0],RTCC_PRECNT[14:0]} vs. RTCC_CCx_CCV	RTCC_PRECNT vs. RTCC_CCx_CCV[14:0]

Figure 13.5 RTCC Compare in calendar mode, COMPBASE = CNT on page 403 illustrates how the compare events are evaluated when in calendar mode with RTCC\_CCx\_CTRL\_COMPBASE = CNT. The SECU, SECT, MINU, MINT, HOURU, HOURT, MONTHU, and MONTHT bitfields in RTCC\_CCx\_TIME and RTCC\_CCx\_DATE are compared to the corresponding bitfields in RTCC\_DATE and RTCC\_TIME. The DAYU and DAYT bitfields in RTCC\_CCx\_DATE will be compared to {RTCC\_DATE\_DAYOMT, RTCC\_DATE\_DAYOMT} if DAYCC in RTCC\_CCx\_CTRL is set to MONTH. If DAYCC in RTCC\_CCx\_CTRL is set to WEEK, the DAYU and DAYT bitfields in RTCC\_CCx\_DATE will be compared to {0b000, RTCC\_DATE\_DAYOW}.




Figure 13.5. RTCC Compare in calendar mode, COMPBASE = CNT

To generate periodically recurring events, it is possible to mask out parts of the compare match values. By configuring COMPMASK in RTCC\_CCx\_CTRL, parts of the compare values will be masked out, limiting which part of the compare register being subject to comparison with the counter. Figure 13.6 RTCC Compare mask illustration, COMPMASK=11 on page 403 illustrates the effect of COMPMASK when in normal mode and calendar mode.




Figure 13.6. RTCC Compare mask illustration, COMPMASK=11

Upon a compare match, the respective Capture/Compare interrupt flag CCx is set. Additionally, the event selected by the CMOA setting is generated on the corresponding PRS output. This is illustrated in Figure 13.3 RTCC Compare match and PRS output illustration on page 401.

### 13.3.3 Interrupts and PRS Output

The RTCC has one interrupt for each of its 3 Capture/Compare channels, CC0, CC1, and CC2. Each Capture/Compare channel has a PRS output with configurable actions upon compare match.

The interrupt flag CNTTICK is set each time the main counter receives a tick (each second in calendar mode). In calendar mode, there are also interrupt flags being set each minute, hour, day, week, and month.

Upon oscillator failure detection, the OSCFAIL flag will be set.

#### 13.3.3.1 Main Counter Tick PRS Output

To output the ticks for the main counter on PRS, it is possible to use a Capture/Compare channel and mask all the bits, i.e. RTCC\_CCx\_CTRL\_COMPBASE=CNT and RTCC\_CCx\_CTRL\_COMPMASK=31. PRS output of main counter ticks does not work if the main counter is not prescaled.

#### Note:

To be able to mask all bits in the main counter, RTCC\_CTRL\_CNTMODE has to be set to CALENDAR. In NORMAL mode, the least significant bit can not be masked out.

### 13.3.4 Energy Mode Availability

The RTCC is available in all energy modes except EM4 Shutoff. To enable RTCC operation in EM4 Hibernate, the EMU\_EM4CTRL register in the EMU has to be configured. Any enabled RTCC interrupt will wake the system up from EM4 Hibernate; if EM4WU in RTCC EM4WUEN is set. Refer to 10. EMU - Energy Management Unit for details on how to configure the EMU.

### 13.3.5 Register Lock

To prevent accidental writes to the RTCC registers, the RTCC\_LOCKKEY register can be written to any value other than the unlock value. To unlock the register, write the unlock value to RTCC\_LOCKKEY. Registers affected by this lock are:

- RTCC CTRL
- RTCC\_PRECNT
- RTCC\_CNT
- RTCC\_TIME
- · RTCC DATE
- RTCC IEN
- RTCC\_POWERDOWN
- RTCC CCx CTRL
- RTCC CCx CCV
- RTCC\_CCx\_TIME
- RTCC\_CCx\_DATE

#### 13.3.6 Oscillator Failure Detection

To be able to detect OSC failure, the RTCC includes a security mechanism ensuring that at least three OSC cycles are detected within one period of the ULFRCO. If no OSC cycles are detected, the OSCFAIL interrupt flag is set. OSC failure detection is enabled by setting the OSCFDETEN bit in RTCC\_CTRL.

### 13.3.7 Retention Registers

The RTCC includes 32 x 32 bit registers which can be retained in all energy modes except EM4 Shutoff. The registers are accessible through the RETx\_REG registers. Retention is by default enabled in EM0 Active through EM4 Hibernate/Shutoff. The registers can be shut off to save power by setting the RAM bit in RTCC\_POWERDOWN.

### Note:

The retention registers are mapped to a RAM instance and have undefined state out of reset.

### 13.3.8 Debug Session

By default, the RTCC is halted when code execution is halted from the debugger. By setting the DEBUGRUN bit in the RTCC\_CTRL register, the RTCC will continue to run even when the debugger has halted the system.

## 13.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	RTCC_CTRL	RW	Control Register
0x004	RTCC_PRECNT	RWH	Pre-Counter Value Register
0x008	RTCC_CNT	RWH	Counter Value Register
0x00C	RTCC_COMBCNT	R	Combined Pre-Counter and Counter Value Register
0x010	RTCC_TIME	RWH	Time of Day Register
0x014	RTCC_DATE	RWH	Date Register
0x018	RTCC_IF	R	RTCC Interrupt Flags
0x01C	RTCC_IFS	W1	Interrupt Flag Set Register
0x020	RTCC_IFC	(R)W1	Interrupt Flag Clear Register
0x024	RTCC_IEN	RW	Interrupt Enable Register
0x028	RTCC_STATUS	R	Status Register
0x02C	RTCC_CMD	W1	Command Register
0x030	RTCC_SYNCBUSY	R	Synchronization Busy Register
0x034	RTCC_POWERDOWN	RW	Retention RAM Power-down Register
0x038	RTCC_LOCK	RWH	Configuration Lock Register
0x03C	RTCC_EM4WUEN	RW	Wake Up Enable
0x040	RTCC_CC0_CTRL	RW	CC Channel Control Register
0x044	RTCC_CC0_CCV	RWH	Capture/Compare Value Register
0x048	RTCC_CC0_TIME	RWH	Capture/Compare Time Register
0x04C	RTCC_CC0_DATE	RWH	Capture/Compare Date Register
0x050	RTCC_CC1_CTRL	RW	CC Channel Control Register
0x054	RTCC_CC1_CCV	RWH	Capture/Compare Value Register
0x058	RTCC_CC1_TIME	RWH	Capture/Compare Time Register
0x05C	RTCC_CC1_DATE	RWH	Capture/Compare Date Register
0x060	RTCC_CC2_CTRL	RW	CC Channel Control Register
0x064	RTCC_CC2_CCV	RWH	Capture/Compare Value Register
0x068	RTCC_CC2_TIME	RWH	Capture/Compare Time Register
0x06C	RTCC_CC2_DATE	RWH	Capture/Compare Date Register
0x104	RTCC_RET0_REG	RW	Retention Register
	RTCC_RETx_REG	RW	Retention Register
0x180	RTCC_RET31_REG	RW	Retention Register

## 13.5 Register Description

## 13.5.1 RTCC\_CTRL - Control Register (Async Reg)

													Bi	t Po	ositi	on															
30	23	28	77	92	22	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	σ	, ω		_ (	<u> </u>	2	4	က	7	-	0
			,	•		•	•	•		•	•	•	0	0	0		•	0			0×0	•		·		0	0		0		0
													8	¥ M	§ A			¥ M			 ≷					Z ≷	RW		¥ M		¥ M
													LYEARCORRDIS	CNTMODE	OSCFDETEN			CNTTICK			CNTPRESC					CCV1TOP	PRECCV0TOP		DEBUGRUN		ENABLE
Name	<b>)</b>				Re	set			Ad	ces	s	Des	crip	tior	1																
Rese	rved						ure	cor	npat	ibilit	y w	ith fu	ture	de	/ices	s, al	ways	s wr	ite b	oits	to (	). Mc	re	info	rma	atio	n in	1.2	Coi	nver	7-
LYEA	RCO	RRDI	S		0				R۱	٧		Lea	р Үе	ar (	Corr	ecti	ion l	Disa	ble	d											
Wher	clea	red, F	ebru	uar	y h	as 2	9 da	ays	in le	ap y	yeaı	s. W	/hen	set	, Fe	brua	ary a	ılwa	ys h	as :	28	days									
CNTN	/ODE	Ξ			0				R۱	V		Mai	n Co	oun	ter N	/lod	е														
Confi	gure (	count	mod	de f	for t	the	maiı	n co	ounte	er.																					
Value					Мо	de						Des	cript	ion																	_
0					NC	RM	IAL					The	mai	n co	ounte	er is	incı	eme	ente	d w	/ith	1 for	ea	ach t	ick						
1					CA	LEN	NDA	R				The	mai	n co	ounte	er is	in c	aler	ndar	mc	ode										_
OSC	DET	EN			0				R۱	٧		Osc	illat	or F	ailu	re I	Dete	ctic	n E	nal	ole										
When	set,	the O	SCF	All	L in	terr	upt 1	flag	will	be s	set i	f no	ticks	are	e det	ecte	ed o	n LF	CLI	<b>≺</b> RT	СС	withi	n c	one l	JLI	FRO	CO	cycl	e.		
Rese	rved						ure	cor	npat	ibilit	y w	ith fu	ture	de	/ices	s, al	way	s wr	ite b	oits	to C	). Мс	re	info	rma	atio	n in	1.2	Coi	nven	7-
CNTT	ICK				0				R۱	٧		Cou	nte	r Pr	esca	aler	Мо	de													
																			are	ma	tch	with	th	e pr	e-c	our	nter	or ti	ck o	n a	
Value	!				Мо	de						Des	cript	ion																	
0					PR	ES	0					CNT	reg	jiste	r tic	ks a	CCOI	ding	g to	cor	ıfigı	uratio	on i	in C	NT	PR	ESC	).			
1					CC	10V	MAT	СН				CNT	reg	jiste	r tic	ks w	hen	PR	ECI	NT I	mat	tches	R	TCC		CC0	_C(	CV[	14:0	]	_
CNTF	PRES	С			0x0	)			R۱	٧		Cou	nte	r Pr	esca	aler	Val	ue													
Confi	gure (	counti	ng f	req	uei	ncy	of th	ne (	CNT	regi	ste																				
Value		_			Мо	de						Des	cript	ion																	
0					DI۱	/1						CLK	CNT	= L	FEC	LK	RTCC	;/1													
1					DI۱	/2						CLK	CNT	= L	FEC	LK	RTCC	/2													
	Name Research UYEA Where CNTN Config Value 0 1 CNTT Select pre-co Value 0 1 CNTF Config Value 0	Name Reserved LYEARCO When clea CNTMODE Configure 0 1 OSCFDET When set, Reserved CNTTICK Select whe pre-counte Value 0 1 CNTPRES Configure Value 0	Name Reserved  LYEARCORRDIS When cleared, F CNTMODE Configure count  Value 0 1 OSCFDETEN When set, the O Reserved  CNTTICK Select whether to pre-counter tap s  Value 0 1 CNTPRESC Configure counti  Value 0	Name Reserved  LYEARCORRDIS When cleared, February CNTMODE Configure count mode Value 0 1 OSCFDETEN When set, the OSCF Reserved  CNTTICK Select whether the repre-counter tap sele Value 0 1 CNTPRESC Configure counting for Value 0	Name Reserved  LYEARCORRDIS When cleared, Februar CNTMODE Configure count mode of the count mode of th	Name Re Reserved To tion LYEARCORRDIS 0 When cleared, February has CNTMODE 0 Configure count mode for the second to the second t	Name Reset  Reserved To ensitions  LYEARCORRDIS 0  When cleared, February has 2  CNTMODE 0  Configure count mode for the  Value Mode  0 NORM  1 CALEN  OSCFDETEN 0  When set, the OSCFAIL interrece  Reserved To ensitions  CNTTICK 0  Select whether the main count pre-counter tap selected in CN  Value Mode  0 PRESO  1 CCVOR  CNTPRESC 0x0  Configure counting frequency  Value Mode  0 DIV1	Name Reset  Reserved To ensure tions  LYEARCORRDIS 0  When cleared, February has 29 december of the main value Mode  0 NORMAL  1 CALENDA  OSCFDETEN 0  When set, the OSCFAIL interrupt tions  CNTTICK 0  Select whether the main counter spre-counter tap selected in CNTP  Value Mode  0 PRESC  1 CCV0MAT  CNTPRESC 0x0  Configure counting frequency of the main counter spread to	Name Reset  Reserved To ensure contions  LYEARCORRDIS 0  When cleared, February has 29 days  CNTMODE 0  Configure count mode for the main continue of the main counter shown	Name Reset Ac Reserved To ensure compatitions  LYEARCORRDIS 0 RV When cleared, February has 29 days in let CNTMODE 0 RV Configure count mode for the main counter Value Mode 0 NORMAL 1 CALENDAR  OSCFDETEN 0 RV When set, the OSCFAIL interrupt flag will Reserved To ensure compatitions  CNTTICK 0 RV Select whether the main counter should tipre-counter tap selected in CNTPRESC by Value Mode 0 PRESC 1 CCV0MATCH  CNTPRESC 0x0 RV Configure counting frequency of the CNT Value Mode 0 DIV1	Name Reset Acces Reserved To ensure compatibility tions  LYEARCORRDIS 0 RW When cleared, February has 29 days in leap of the configure count mode for the main counter.  Value Mode 0 NORMAL 1 CALENDAR  OSCFDETEN 0 RW When set, the OSCFAIL interrupt flag will be some set, the OSCFAIL interrupt flag will be some set.  CNTTICK 0 RW Select whether the main counter should tick configure counter tap selected in CNTPRESC bitfier  Value Mode 0 PRESC 1 CCV0MATCH  CNTPRESC 0x0 RW Configure counting frequency of the CNT region of the CNT re	Name Reset Access  Reserved To ensure compatibility witions  LYEARCORRDIS 0 RW  When cleared, February has 29 days in leap year  CNTMODE 0 RW  Configure count mode for the main counter.  Value Mode  0 NORMAL  1 CALENDAR  OSCFDETEN 0 RW  When set, the OSCFAIL interrupt flag will be set in the compatibility witions  CNTTICK 0 RW  Select whether the main counter should tick on Repre-counter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter tap selected in CNTPRESC bitfield in the counter should tick on Represcounter should tic	Name Reset Access Des Reserved To ensure compatibility with futions  LYEARCORRDIS 0 RW Lea When cleared, February has 29 days in leap years. W CNTMODE 0 RW Main Configure count mode for the main counter.  Value Mode Des 0 NORMAL The 1 CALENDAR The OSCFDETEN 0 RW Osc When set, the OSCFAIL interrupt flag will be set if nor Reserved To ensure compatibility with futions  CNTTICK 0 RW Cou Select whether the main counter should tick on RTCC pre-counter tap selected in CNTPRESC bitfield in the  Value Mode Des 0 PRESC CNT 1 CCV0MATCH CNT CNTPRESC 0x0 RW Cou Configure counting frequency of the CNT register.  Value Mode Des 0 DIV1 CLK	Name Reset Access Descript Reserved To ensure compatibility with future tions  LYEARCORRDIS 0 RW Leap Ye When cleared, February has 29 days in leap years. When Configure count mode for the main counter.  Value Mode Descript 0 NORMAL The main 1 CALENDAR The main 1 CALENDAR The main 1 CALENDAR The main 2 CALENDAR The main 2 CALENDAR The main 3 CONTICK ORDIGINAL TO BE SET TO B	Name  Reset Access Pescription Reserved To ensure compatibility with future dettions  LYEARCORRDIS O RW Main Count Configure count mode for the main counter.  Value Mode Description O NORMAL The main co O NORMAL The main co To ensure compatibility with future dettions  Reserved To ensure compatibility with future dettions  CNTMODE O RW Main Count Configure count mode for the main counter.  Value Mode Description O NORMAL The main co The main co OSCFDETEN O RW Oscillator F When set, the OSCFAIL interrupt flag will be set if no ticks are Reserved To ensure compatibility with future dettions  CNTTICK O RW Counter Pr Select whether the main counter should tick on RTCC_CCO Opre-counter tap selected in CNTPRESC bitfield in the RTCC_ Value Mode Description O PRESC CNT registe CNTPRESC OxO RW Counter Pr Configure counting frequency of the CNT register.  Value Mode Description O DIV1 CLKCNT = L	Name  Reset Access Pescription  To ensure compatibility with future devices tions  LYEARCORRDIS O RW Leap Year Corr When cleared, February has 29 days in leap years. When set, Fell CNTMODE O RW Main Counter M Configure count mode for the main counter.  Value Mode Description  O RW Counter Prescriptions  CNTTICK O RW Counter Prescription  O RW Counter Prescription  Reserved To ensure compatibility with future devices tions  CNTTICK O RW Counter Prescriptions  CNTTICK O RW Counter Prescription  Reserved To ensure compatibility with future devices tions  CNTTICK O RW Counter Prescription  CNTTICK O RW Counter Prescription  Reserved To ensure compatibility with future devices tions  CNTTICK O RW Counter Prescription  CNTTICK O RW Counter Prescription  O RESC CNT register tick  CNT register tick  CNTPRESC OXO RW Counter Prescription  CNTPRESC OXO RW Counter Prescription  CNTPRESC OXO RW Counter Prescription  CNTPRESC CNT register tick  CNTPRESC OXO RW Counter Prescription  CNTPRESC CNTREGISTER TICK  CNTREGISTER TI	Name  Reserved  To ensure compatibility with future devices, all tions  LYEARCORRDIS  O  O  O  O  O  O  O  O  O  O  O  O  O	Name   Reset   Access   Description	Name   Reset   Access   Description	Name   Reset   Access   Description	Name  Reset Access Description  To ensure compatibility with future devices, always write bits tions  LYEARCORRDIS 0 RW Leap Year Correction Disabled When cleared, February has 29 days in leap years. When set, February always has CNTMODE 0 RW Main Counter Mode  Configure count mode for the main counter.  Value Mode Description  O NORMAL The main counter is incremented w 1 CALENDAR The main counter is incremented w 1 CALENDAR The main counter is incalendar mode  When set, the OSCFAIL interrupt flag will be set if no ticks are detected on LFCLK <sub>RT</sub> Reserved To ensure compatibility with future devices, always write bits tions  CNTTICK 0 RW Counter Prescaler Mode  Select whether the main counter should tick on RTCC_CCO_CCV[14:0] compare mapre-counter tap selected in CNTPRESC bitfield in the RTCC_CTRL register.  Value Mode Description  O PRESC CNT register ticks according to cor 1 CCV0MATCH CNT register ticks when PRECNT  CNTPRESC Ox0 RW Counter Prescaler Value Configure counting frequency of the CNT register.  Value Mode Description  O DIV1 CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /1	Name  Reset Access Poscription  Reserved To ensure compatibility with future devices, always write bits to the strong of the main counter.  Value Mode OSCFDETEN O RW Oscillator Failure Detection Enable When set, the OSCFAIL interrupt flag will be set if no ticks are detected on LFCLK <sub>RTCC</sub> Reserved To ensure compatibility with future devices, always write bits to the strong of the CNT register ticks according to configure counter ap selected in CNTPRESC OXO RW Counter Prescaler Value Mode Description ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV Counter Prescaler It is in calendar mode OSCFDETEN ORV COUNTER IT is in calendar mode OSCFDETEN ORV OSCILLATOR OSCFDETEN ORV OSCFD	Name   Reset   Access   Description	Name  Reset Access Description  Reserved To ensure compatibility with future devices, always write bits to 0. More tions  LYEARCORRDIS O RW Leap Year Correction Disabled  When cleared, February has 29 days in leap years. When set, February always has 28 days.  CNTMODE O RW Main Counter Mode  Configure count mode for the main counter.  Value Mode Description  O RW Oscillator Failure Detection Enable  When set, the OSCFAIL interrupt flag will be set if no ticks are detected on LFCLK <sub>RTCC</sub> within to the served  To ensure compatibility with future devices, always write bits to 0. More tions  CNTICK O RW Counter Prescaler Mode  Select whether the main counter should tick on RTCC_CCO_CCV[14:0] compare match with the pre-counter tap selected in CNTPRESC biffield in the RTCC_CTRL register.  Value Mode Description  CNTPRESC CNT register ticks according to configuration  CNTPRESC CNT register ticks when PRECNT matches R  CNTPRESC Ox0 RW Counter Prescaler Value  Configure counting frequency of the CNT register.  Value Mode Description  DESCRIPTION  CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /1	Name   Reset   Access   Description	Name    Reset   Access   Description	Name  Reset Access Description  Reserved To ensure compatibility with future devices, always write bits to 0. More information tions  LYEARCORRDIS O RW Leap Year Correction Disabled When cleared, February has 29 days in leap years. When set, February always has 28 days.  CNTMODE O RW Main Counter Mode  Configure count mode for the main counter.  Value Mode Description  O RW Oscillator Failure Detection Enable  When set, the OSCFAIL interrupt flag will be set if no ticks are detected on LFCLK <sub>RTCC</sub> within one ULFRG Reserved To ensure compatibility with future devices, always write bits to 0. More information to the main counter should tick on RTCC_CCO_CCV[14:0] compare match with the pre-counter tap selected in CNTPRESC bittield in the RTCC_CTRL register.  Value Mode Description  O RW Counter Prescaler Mode  Configure counting frequency of the CNT register ticks when PRECNT matches RTCC_CCCCCCCCCCTRL register.  Value Mode Description  O RESC CNT register ticks according to configuration in CNTPRESC OXO RW Counter Prescaler Value  CONTPRESC OXO RW Counter Prescaler Value  Configure counting frequency of the CNT register.  Value Mode Description  DESCRIPTION  RESC CNT register ticks when PRECNT matches RTCC_CCCCCCCCCTRL register.  Value Mode Description  CNTPRESC OXO RW Counter Prescaler Value  Configure counting frequency of the CNT register.	Name   Reset   Access   Description	Name    Reset   Access   Description	Name   Reset   Access   Description	Name   Reset   Access   Description

	Enable the RTCC.			
0	ENABLE	0	RW	RTCC Enable
1	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
	1			RTCC is running in debug mode
	0			RTCC is frozen in debug mode
	Value			Description
	Set this bit to keep the	e RTCC running	during a d	lebug halt.
2	DEBUGRUN	0	RW	Debug Mode Run Enable
3	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
	When set, the pre-cou	unter wraps arou	ınd when F	PRECNT equals RTCC_CC0_CCV[14:0].
4	PRECCV0TOP	0	RW	Pre-counter CCV0 Top Value Enable
-	When set, the counte			
5	CCV1TOP	0	RW	CCV1 Top Value Enable
7:6	Reserved	To ensure con	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
	15	DIV32768		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /32768
	14	DIV16384		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /16384
	13	DIV8192		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /8192
	12	DIV4096		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /4096
	11	DIV2048		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /2048
	10	DIV1024		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /1024
	9	DIV512		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /512
	8	DIV256		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /256
	7	DIV128		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /128
	6	DIV64		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /64
	5	DIV32		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /32
	4	DIV16		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /16
	3	DIV8		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /8
	2	DIV4		CLK <sub>CNT</sub> = LFECLK <sub>RTCC</sub> /4
Bit	Name	Reset	Access	Description

## 13.5.2 RTCC\_PRECNT - Pre-Counter Value Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			1	l		-						1		1	-	1			1	•	1	1		•	0000x0		1		-			
Access																									RWH							
Name																									PRECNT							

Bit	Name	Reset	Access	Description
31:15	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
14:0	PRECNT	0x0000	RWH	Pre-Counter Value
	Gives access to the P	re-counter value	e of the RT	CC.

## 13.5.3 RTCC\_CNT - Counter Value Register (Async Reg)

Offset															Bi	t Po	siti	on																							
0x008	31	30	53	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	9	6	∞	7	9	5	4	က	2	_	0									
Reset																000000000000000000000000000000000000000	0000000000																								
Access			AWA H																																						
Name																Ę	2															ON									

Bit	Name	Reset	Access	Description
31:0	CNT	0x00000000	RWH	Counter Value
	Gives access to the m			TCC. Register can not be written and will be read as zero when

# 13.5.4 RTCC\_COMBCNT - Combined Pre-Counter and Counter Value Register

Offset	Bit Position										
0x00C	2     5 <th>0 8 7 9 7 4 8 7 7 0</th>	0 8 7 9 7 4 8 7 7 0									
Reset	00000000	0000x0									
Access	s c	α									
Name	CNTLSB	PRECNT									

Bit	Name	Reset	Access	Description
31:15	CNTLSB	0x00000	R	Counter Value
	Gives access to CALENDAR.	the 17 LSBs of the	main counte	er, CNT. Register will be read as zero when RTCC_CTRL_CNTMODE =
14:0	PRECNT	0x0000	R	Pre-Counter Value

## 13.5.5 RTCC\_TIME - Time of Day Register (Async Reg)

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	1	0
Reset					•		•		•		5	S S		Š	e e				000			2	2				0x0			OXO		
Access											1/4/0				[ } Y				RWH			1///0	-				RWH			RWH	- - - -	
Name											F	`		3	0 2 2 2 3				MIN								SECT			SECU	) ) 	

Bit	Name	Reset	Access	Description
31:22	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
21:20	HOURT	0x0	RWH	Hours, Tens
		part of the hour co NTMODE = NOR!		ter can not be written and will be read as zero when
19:16	HOURU	0x0	RWH	Hours, Units
		eart of the hour cou NTMODE = NOR!		er can not be written and will be read as zero when
15	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
14:12	MINT	0x0	RWH	Minutes, Tens
		part of the minute NTMODE = NORI		gister can not be written and will be read as zero when
11:8	MINU	0x0	RWH	Minutes, Units
		eart of the minute on NTMODE = NOR!		ister can not be written and will be read as zero when
7	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
6:4	SECT	0x0	RWH	Seconds, Tens
		part of the second NTMODE = NORI		gister can not be written and will be read as zero when
3:0	SECU	0x0	RWH	Seconds, Units
		eart of the second NTMODE = NORI		sister can not be written and will be read as zero when

## 13.5.6 RTCC\_DATE - Date Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset												В	it Po	sitio	n													
0x014	33	59	28	26	25	23	22	1 7	20	19	2 6	17	16	15	4	13	12	=	10	6	ω	7	9	2	4	е с	۷,	- 0
Reset		•	,		0x0		·	0x0				0x0	•				0		>	OY O				>	OX O		000	
Access					RWH			RWH				RWH					RWH		DWH					I VV			RWH	
Name					DAYOW			YEART				YEARU					MONTHT		HINOM					TMOVA	ב ב		DAYOMU	
Bit	Name				Rese			Ac	ces	s	De	scrip	otion															
31:27	Resen	ved			To entions	sure	coi	npat	ibilit	y w	vith f	uture	dev	ices	alv	vays	s wr	ite b	its to	o 0.	Мо	re in	forn	natio	n in	1.2 C	onv	ven-
26:24	DAYO	W			0x0			RV	٧H		Da	y of	Wee	k														
	Shows NORM		day of	wee	k count	er. R	Regi	ister	can	not	t be	writte	en a	nd w	ill b	e re	ad a	as ze	ero v	whe	n R	TCC	_C1	RL_	_CN	TMOE	E =	=
23:20	YEAR	Т			0x0			RV	٧H		Ye	ar, Te	ens															
						ar counter. Register can not be written and will be read as zero when IORMAL.																						
19:16	YEAR	U			0x0			RV	RWH Year, Units																			
					the yea				egis	ter	can	not	be w	ritte	n ar	nd w	ill b	e rea	ad a	s ze	ero v	wher	1					
15:13	Resen	ved			To en	sure	coi	npat	ibilit	y w	ith f	uture	dev	ices	alv	vays	s wr	ite b	its to	o 0.	Мо	re in	forn	natio	n in	1.2 C	onv	ven-
12	MONT	НТ			0			RV	٧H		Мо	nth,	Ten	S														
					f the mo				Re	gist	ter c	an n	ot be	writ	ten	and	l wil	l be	read	d as	zer	o wł	nen					
11:8	MONT	HU			0x0			RV	٧H		Мо	nth,	Unit	s														
						e month counter. Register can not be written and will be read as zero when E = NORMAL.																						
7:6	Resen	ved .			To entions	sure	сог	mpat	ibilit	y w	ith f	uture	dev	ices	alv	vays	s wr	ite b	its to	o 0.	Мо	re in	forn	natio	n in	1.2 C	onv	ven-
5:4	DAYO	MT			0x0			RV	٧H		Da	y of	Mon	th, 1	ens	5												
					f the da				oun	ter.	Re	giste	r car	not	be	writ	en a	and	will	be r	ead	as z	zero	whe	en			
3:0	DAYO	MU			0x0			RV	٧H		Da	y of	Mon	th, l	Init	s												

Shows the unit part of the day of month counter. Register can not be written and will be read as zero when

RTCC\_CTRL\_CNTMODE = NORMAL.

## 13.5.7 RTCC\_IF - RTCC Interrupt Flags

Offset	Bit Position										
0x018	33 31 32 38 38 38 39 39 31 31 32 31 31 32 31 31 32 31 31 31 31 31 31 31 31 31 31 31 31 31	9 0	n w	7	9	5	4	က	2	_	0
Reset		0	0	0	0	0	0	0	0	0	0
Access		۵ ر	<u>د</u> مح	2	2	2	2	2	2	<u>~</u>	2
Name		519	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	000	OF

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	R	Month Tick
	Set each time the mo	nth counter incr	ements.	
9	DAYOWOF	0	R	Day of Week Overflow
	Set each time the day	of week counter	er overflows	3.
8	DAYTICK	0	R	Day Tick
	Set each time the day	counter increm	ents.	
7	HOURTICK	0	R	Hour Tick
	Set each time the hou	ur counter increr	ments.	
6	MINTICK	0	R	Minute Tick
	Set each time the mir	nute counter inci	rements.	
5	CNTTICK	0	R	Main Counter Tick
	Set each time the ma	in counter is upo	dated.	
4	OSCFAIL	0	R	Oscillator Failure Interrupt Flag
	Set when an oscillato	r failure has bee	en detected	
3	CC2	0	R	Channel 2 Interrupt Flag
	Set when a channel 2	event has occu	ırred.	
2	CC1	0	R	Channel 1 Interrupt Flag
	Set when a channel 1	event has occu	ırred.	
1	CC0	0	R	Channel 0 Interrupt Flag
	Set when a channel 0	event has occu	ırred.	
0	OF	0	R	Overflow Interrupt Flag
	Set when a RTCC over	erflow has occu	rred.	

## 13.5.8 RTCC\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			'		'											'						0	0	0	0	0	0	0	0	0	0	0
Access																						W1	W1	W1	W1	W1	W1	W1	W1	W1	W1	W
Name																						MONTHTICK	DAYOWOF	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	CC0	OF

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	W1	Set MONTHTICK Interrupt Flag
	Write 1 to set the MOI	NTHTICK interro	upt flag	
9	DAYOWOF	0	W1	Set DAYOWOF Interrupt Flag
	Write 1 to set the DAY	OWOF interrup	t flag	
8	DAYTICK	0	W1	Set DAYTICK Interrupt Flag
	Write 1 to set the DAY	TICK interrupt f	lag	
7	HOURTICK	0	W1	Set HOURTICK Interrupt Flag
	Write 1 to set the HOL	JRTICK interrup	t flag	
6	MINTICK	0	W1	Set MINTICK Interrupt Flag
	Write 1 to set the MIN	TICK interrupt f	lag	
5	CNTTICK	0	W1	Set CNTTICK Interrupt Flag
	Write 1 to set the CN1	TTICK interrupt	flag	
4	OSCFAIL	0	W1	Set OSCFAIL Interrupt Flag
	Write 1 to set the OSC	CFAIL interrupt f	lag	
3	CC2	0	W1	Set CC2 Interrupt Flag
	Write 1 to set the CC2	2 interrupt flag		
2	CC1	0	W1	Set CC1 Interrupt Flag
	Write 1 to set the CC1	I interrupt flag		
1	CC0	0	W1	Set CC0 Interrupt Flag
	Write 1 to set the CCC	) interrupt flag		
0	OF	0	W1	Set OF Interrupt Flag
	Write 1 to set the OF	interrupt flag		

### 13.5.9 RTCC IFC - Interrupt Flag Clear Register

13.5.9 R	ICC	_IF(	II	nter	rup	LFI	ag C	iea	Re	gisi	er																					
Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset																						0	0	0	0	0	0	0	0	0	0	0
Access																						(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																						MONTHTICK	DAYOWOF	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	CC0	OF
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion	1															
31:11	Re	serv	ed				To tion		ure	com	pati	bility	v wit	h fu	ture	dev	rices	s, alv	ways	s wr	ite b	its t	o 0.	Мог	re in	forn	natic	n in	1.2	Coi	nver	7-

				MON MON MON MON MIN HOLL CC2 CC2 CC2 CC0 OF CC0 CC0 CC0 CC0 CC0 CC0 CC0 CC0 CC0 CC
Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	(R)W1	Clear MONTHTICK Interrupt Flag
	Write 1 to clear th flags (This feature			Reading returns the value of the IF and clears the corresponding interrupt //ISC.).
9	DAYOWOF	0	(R)W1	Clear DAYOWOF Interrupt Flag
	Write 1 to clear th flags (This feature			eading returns the value of the IF and clears the corresponding interrupt //ISC.).
8	DAYTICK	0	(R)W1	Clear DAYTICK Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
7	HOURTICK	0	(R)W1	Clear HOURTICK Interrupt Flag
	Write 1 to clear th flags (This feature			eading returns the value of the IF and clears the corresponding interrupt //SC.).
6	MINTICK	0	(R)W1	Clear MINTICK Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
5	CNTTICK	0	(R)W1	Clear CNTTICK Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
4	OSCFAIL	0	(R)W1	Clear OSCFAIL Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
3	CC2	0	(R)W1	Clear CC2 Interrupt Flag
	Write 1 to clear th feature must be e			returns the value of the IF and clears the corresponding interrupt flags (This
2	CC1	0	(R)W1	Clear CC1 Interrupt Flag
	Write 1 to clear th feature must be e	e CC1 interrupt fl nabled globally in	ag. Reading MSC.).	returns the value of the IF and clears the corresponding interrupt flags (This
1	CC0	0	(R)W1	Clear CC0 Interrupt Flag
	Write 1 to clear th feature must be e			returns the value of the IF and clears the corresponding interrupt flags (This

Bit	Name	Reset	Access	Description
0	OF	0	(R)W1	Clear OF Interrupt Flag
	Write 1 to clear the Office feature must be enabled		•	turns the value of the IF and clears the corresponding interrupt flags (This

# 13.5.10 RTCC\_IEN - Interrupt Enable Register

Offset	Bit Position										
0x024	1     1 <th>10</th> <th>6</th> <th>8 /</th> <th>9</th> <th>5</th> <th>4</th> <th>က</th> <th>2</th> <th>_</th> <th>0</th>	10	6	8 /	9	5	4	က	2	_	0
Reset		0	0	0	0	0	0	0	0	0	0
Access		R.	W.	W %	R. S.	₩ W	R M	₩ M	RW	R₩	₩ M
Name		MONTHTICK	AYO\	DAYTICK		CNTTICK	OSCFAIL	CC2	CC1	CCO	OF

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	RW	MONTHTICK Interrupt Enable
	Enable/disable the I	MONTHTICK inte	rrupt	
9	DAYOWOF	0	RW	DAYOWOF Interrupt Enable
	Enable/disable the [	DAYOWOF interru	upt	
8	DAYTICK	0	RW	DAYTICK Interrupt Enable
	Enable/disable the I	DAYTICK interrup	t	
7	HOURTICK	0	RW	HOURTICK Interrupt Enable
	Enable/disable the I	HOURTICK interr	upt	
6	MINTICK	0	RW	MINTICK Interrupt Enable
	Enable/disable the I	MINTICK interrup	t	
5	CNTTICK	0	RW	CNTTICK Interrupt Enable
	Enable/disable the 0	CNTTICK interrup	ot	
4	OSCFAIL	0	RW	OSCFAIL Interrupt Enable
	Enable/disable the 0	OSCFAIL interrup	t	
3	CC2	0	RW	CC2 Interrupt Enable
	Enable/disable the 0	CC2 interrupt		
2	CC1	0	RW	CC1 Interrupt Enable
	Enable/disable the 0	CC1 interrupt		
1	CC0	0	RW	CC0 Interrupt Enable
	Enable/disable the 0	CC0 interrupt		
0	OF	0	RW	OF Interrupt Enable
	Enable/disable the 0	OF interrupt		

## 13.5.11 RTCC\_STATUS - Status Register

Offset	Bit Position
0x028	1     1
Reset	
Access	
Name	

Bit	Name	Reset	Access	Description
31:0	Reserved	To ensure com tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 13.5.12 RTCC\_CMD - Command Register

Offset															Bi	it Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			'		'			<u>'</u>	•	•	•	•		•	•	'	•				•						•	•	'			0
Access																																W W
Name																																CLRSTATUS

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
0	CLRSTATUS	0	W1	Clear RTCC_STATUS Register
	Write a 1 to clear th	ne RTCC_STAT	US register.	

# 13.5.13 RTCC\_SYNCBUSY - Synchronization Busy Register

														Bi	t Po	siti	on														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
							•					•	•											•	•	0		•	•		
																										œ					
																										SMD					
	31	31	31 30 29	30 30 29 28 28	31 30 29 28 27	31 30 29 28 27 26	31 30 29 27 27 26 26	31 30 29 28 27 26 26 24	30 30 28 27 26 26 27 27 28 27 28 27 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 30 22 28 26 26 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28	30 30 27 28 27 26 27 28 27 28 27 28 27 28 27 28 27 28 27 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 30 28 28 27 26 27 24 24 23 20 20 20 20 20 20 20 20 20 20 20 20 20	30 30 28 28 27 26 27 28 27 28 29 20 21 20 21 20 21 20 21 21 22 23 24 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28	31 30 23 24 25 27 24 22 20 20 19				30 Bit Position 31									31 31 32 31 31 31 31 31 31 31 31 31 31 31 31 31	30 20 20 20 20 20 20 20 20 20 20 20 20 20	R 0 0 2 1 13 14 17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19	30 29 30 27 29 20 20 21 20 22 21 20 20 20 20 20 20 20 20 20 20 20 20 20	R 0 0 2 1 13 14 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
4:0	Reserved	To ensure con tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 13.5.14 RTCC\_POWERDOWN - Retention RAM Power-down Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	ဝ	8	7	9	5	4	က	2	1	0
Reset		•	•																									•				0
Access																																Z N
Name																																RAM

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	RAM	0	RW	Retention RAM Power-down
	Shut off power to the	Retention RAM	. Once it is	powered down, it cannot be powered up again

### 13.5.15 RTCC\_LOCK - Configuration Lock Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Pc	sitio	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	တ	∞	7	9	2	4	က	2	_	0
Reset																									nonnxn		•					
Access																									[ } Y							
Name																								711100	LOCANE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Key

Write any other value than the unlock code to lock RTCC\_CTRL, RTCC\_PRECNT, RTCC\_CNT, RTCC\_TIME, RTCC\_DATE, RTCC\_IEN, RTCC\_POWERDOWN, and RTCC\_CCx\_XXX registers from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	All registers are unlocked
LOCKED	1	Registers are locked
Write Operation		
LOCK	0	Lock registers
UNLOCK	0xAEE8	Unlock all RTCC registers

## 13.5.16 RTCC\_EM4WUEN - Wake Up Enable

Offset	Bit Position	
0x03C	2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0
Reset		0
Access		₽
Name		EM4WU

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EM4WU	0	RW	EM4 Wake-up Enable
	Write 1 to enable wa	ake-up request,	write 0 to di	sable wake-up request.

## 13.5.17 RTCC\_CCx\_CTRL - CC Channel Control Register (Async Reg)

Offset					Ві	t Position								
0x040	30 29 28 27	25 25 23 23	20 27 22	19 19	17	6 5 4	13	12	7	10	6 8 2 9	٥ 4	8 2	- 0
Reset					0	00×0			0		0x0	0x0	0x0	0x0
Access					¥ N	NA NA			% M		ZW.	S <sub>M</sub>	N N	§ S
Name					DAYCC	COMPMASK			COMPBASE		PRSSEL	ICEDGE	CMOA	MODE
Bit	Name	Reset	Access	Des	crip	tion								
31:18	Reserved	To ensure co	ompatibility	with fu	ture	devices, a	lway	's wri	ite b	its t	o 0. More inforr	nation in	1.2 Co	nven-
17	DAYCC	0	RW	Day	Ca	pture/Com	pare	Sel	ecti	on				
	Select whether da	y of week, or day	of month is	subjec	ct for	Capture/C	Comp	oare.						
	Value	Mode		Des	cript	tion								
	0	MONTH		Day	of n	nonth is se	lecte	d for	Ca	ptur	e/Compare.			
	1	WEEK		Day	of v	veek is sele	ected	d for	Сар	ture	/Compare.			
16:12	COMPMASK	0x00	RW	Сар	ture	Compare	Cha	anne	I Cc	omp	arison Mask			
	The COMPMASK	most significant b	its of the co	ompare	val	ue will not	be sı	ubjec	t to	con	nparison.			
11	COMPBASE	0	RW	Сар	ture	Compare	Cha	anne	I Co	omp	arison Base			
	Configure compar	ison base for com	pare chann	nel										
	Value	Mode		Des	cript	tion								
	0	CNT			$C_{C}$	CCx_CCV CCx_TIME	is /DAT			areo are v	d with RT0 with RTCC_TIM	CC_CN1 IE/DATE		
	1	PRECNT		Leas	st si	gnificant bi	ts of	RTC	C_0	CCx_	_CCV are com	oared wi	th PRE	CNT.
10	Reserved	To ensure co	ompatibility	with fu	ture	devices, a	lway	's wri	ite b	its t	o 0. More inforr	mation in	1.2 Co.	nven-
9:6	PRSSEL	0x0	RW	Con	npai	re/Capture	Cha	anne	I PF	RS Ir	nput Channel S	Selectio	n	
	Select PRS input	channel for Comp	are/Capture	e chanr	nel.									
	Value	Mode		Des	cript	tion								
	0	PRSCHO		PRS	Ch	annel ∩ se	lecte	nd ac	innı	ut				

Value	Mode	Description	
0	PRSCH0	PRS Channel 0 selected as input	
1	PRSCH1	PRS Channel 1 selected as input	
2	PRSCH2	PRS Channel 2 selected as input	
3	PRSCH3	PRS Channel 3 selected as input	
4	PRSCH4	PRS Channel 4 selected as input	
5	PRSCH5	PRS Channel 5 selected as input	

			Triod Treal fillie doubter and datendar
Bit	Name	Reset Acces	ss Description
	6	PRSCH6	PRS Channel 6 selected as input
	7	PRSCH7	PRS Channel 7 selected as input
	8	PRSCH8	PRS Channel 8 selected as input
	9	PRSCH9	PRS Channel 9 selected as input
	10	PRSCH10	PRS Channel 10 selected as input
	11	PRSCH11	PRS Channel 11 selected as input
5:4	ICEDGE	0x0 RW	Input Capture Edge Select
	These bits contr	ol which edges the PRS edge	e detector triggers on.
	Value	Mode	Description
	0	RISING	Rising edges detected
	1	FALLING	Falling edges detected
	2	вотн	Both edges detected
	3	NONE	No edge detection, signal is left as it is
3:2	СМОА	0x0 RW	Compare Match Output Action
	Select output ac	tion on compare match.	
	Value	Mode	Description
	0	PULSE	A single clock cycle pulse is generated on output
	1	TOGGLE	Toggle output on compare match
	2	CLEAR	Clear output on compare match
	3	SET	Set output on compare match
1:0	MODE	0x0 RW	CC Channel Mode
	These bits selec	t the mode for Compare/Cap	ture channel.
	Value	Mode	Description
	0	OFF	Compare/Capture channel turned off
	1	INPUTCAPTURE	Input capture
	2	OUTPUTCOMPARE	Output compare

## 13.5.18 RTCC\_CCx\_CCV - Capture/Compare Value Register (Async Reg)

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	0000000000															
Access																																
Name																2	) )															

Bit	Name	Reset	Access	Description
31:0	CCV	0x00000000	RWH	Capture/Compare Value
	Shows the Capture/Co	1		nel. Register can not be written and will be read as zero when

## 13.5.19 RTCC\_CCx\_TIME - Capture/Compare Time Register (Async Reg)

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	_	0
Reset		•	•	•	•	•				,	2	OXO		Š	e S	•			0x0	•		>	2	•			0X0	•		>	3	
Access															[ } Y				RWH			D/WH					RWH			H/WG	-	
Name												5		2	פאספ				MINT			I	2				SECT				S C C	

Bit	Name	Reset	Access	Description
31:22	Reserved	To ensure contions	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
21:20	HOURT	0x0	RWH	Hours, Tens
	Shows the tens part RTCC_CTRL_CNTM			alue for hours. Register can not be written and will be read as zero when
19:16	HOURU	0x0	RWH	Hours, Units
	Shows the unit part of RTCC_CTRL_CNTM			lue for hours. Register can not be written and will be read as zero when
15	Reserved	To ensure contions	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
14:12	MINT	0x0	RWH	Minutes, Tens
	Shows the tens part RTCC_CTRL_CNTM			alue for minutes. Register can not be written and will be read as zero when
11:8	MINU	0x0	RWH	Minutes, Units
	Shows the unit part of RTCC_CTRL_CNTM			lue for minutes. Register can not be written and will be read as zero when
7	Reserved	To ensure col	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
6:4	SECT	0x0	RWH	Seconds, Tens
	Shows the tens part RTCC_CTRL_CNTM			alue for seconds. Register can not be written and will be read as zero when
3:0	SECU	0x0	RWH	Seconds, Units
	Shows the unit part of RTCC_CTRL_CNTM			lue for seconds. Register can not be written and will be read as zero when

## 13.5.20 RTCC\_CCx\_DATE - Capture/Compare Date Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Ві	it Po	siti	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•			'		•		•					•	'	'		'		0		2	OX O				2	2		2	3	
Access																				RWH							DVVID			ZW.		
Name																				MONTHT		H					TVVC	-		DAVII	5	

Bit	Name	Reset	Access	Description			
31:13	Reserved	To ensure contions	mpatibility v	ith future devices, always write bits to 0. N	ore inform	mation in	1.2 Conven-
12	MONTHT	0	RWH	Month, Tens			
	Shows the tens part of RTCC_CTRL_CNTM	•	-	ue for months. Register can not be written	and will b	e read a	s zero when
11:8	MONTHU	0x0	RWH	Month, Units			
	Shows the unit part of RTCC_CTRL_CNTM			e for months. Register can not be written	and will be	e read a	s zero when
7:6	Reserved	To ensure contions	npatibility v	ith future devices, always write bits to 0. N	ore inform	mation in	1.2 Conven-
5:4	DAYT	0x0	RWH	Day of Month/week, Tens			
	Shows the tens part of RTCC_CTRL_CNTM			ue for days. Register can not be written an	d will be r	read as z	zero when
3:0	DAYU	0x0	RWH	Day of Month/week, Units			
	Shows the unit part of RTCC_CTRL_CNTM			e for days. Register can not be written and	l will be re	ead as z	ero when


## 13.5.21 RTCC\_RETx\_REG - Retention Register

Offset															Bi	t Po	siti	on														
0x104	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																														
Access																2	2															
Name																	ם ע															

Bit	Name	Reset	Access	Description
31:0	REG	0xXXXXXXX X	RW	General Purpose Retention Register

### 14. WDOG - Watchdog Timer





#### **Quick Facts**

#### What?

The WDOG (Watchdog Timer) resets the system in case of a fault condition, and can be enabled in all energy modes as long as the low frequency clock source is available.

#### Why?

If a software failure or external event renders the MCU unresponsive, a Watchdog timeout will reset the system to a known, safe state.

#### How?

An enabled Watchdog Timer implements a configurable timeout period. If the CPU fails to re-start the Watchdog Timer before it times out, a full system reset will be triggered. The Watchdog consumes insignificant power, and allows the device to remain safely in low energy modes for up to 256 seconds at a time.

#### 14.1 Introduction

The purpose of the watchdog timer is to generate a reset in case of a system failure to increase application reliability. The failure can be caused by a variety of events, such as an ESD pulse or a software failure.

#### 14.2 Features

- · Clock input from selectable oscillators
  - Internal 32 kHz LFRCO oscillator
  - Internal 1 kHz ULFRCO oscillator
  - External 32.768 kHz LFXO XTAL oscillator
  - HFCORECLK
- Configurable timeout period from 9 to 256k watchdog clock cycles
- Individual selection to keep running or freeze when entering EM2 Deep Sleep or EM3 Stop
- Selection to keep running or freeze when entering debug mode
- Selection to block the CPU from entering Energy Mode 4
- · Selection to block the CMU from disabling the selected watchdog clock
- Configurable warning interrupt at 25%,50%, or 75% of the timeout period
- Configurable window interrupt at 12.5%,25%,37.5%,50%,62.5%,75%,87.5% of the timeout period
- · Timeout interrupt
- · PRS as a watchdog clear
- Interrupt for the event where a PRS rising edge is absent before a software reset

#### 14.3 Functional Description

The watchdog is enabled by setting the EN bit in WDOGn\_CTRL. When enabled, the watchdog counts up to the period value configured through the PERSEL field in WDOGn\_CTRL. If the watchdog timer is not cleared to 0 (by writing a 1 to the CLEAR bit in WDOGn\_CMD) before the period is reached, the chip is reset. If a timely clear command is issued, the timer starts counting up from 0 again. The watchdog can optionally be locked by writing the LOCK bit in WDOGn\_CTRL. Once locked, it cannot be disabled or reconfigured by software.

When the EN bit in WDOGn\_CTRL is cleared to 0, the watchdog counter is reset.

### 14.3.1 Clock Source

Three clock sources are available for use with the watchdog, through the CLKSEL field in WDOGn\_CTRL. The corresponding clocks must be enabled in the CMU. The SWOSCBLOCK bit in WDOGn\_CTRL can be written to prevent accidental disabling of the selected clocks. Also, setting this bit will automatically start the selected oscillator source when the watchdog is enabled. The PERSEL field in WDOGn\_CTRL is used to divide the selected watchdog clock, and the timeout for the watchdog timer can be calculated with the formula:

$$T_{TIMEOUT} = (2^{3+PERSEL} + 1) / f$$

where f is the frequency of the selected clock.

When the watchdog is enabled, it is recommended to clear the watchdog before changing PERSEL.

To use this module, the LE interface clock must be enabled in CMU HFBUSCLKEN0.

### 14.3.2 Debug Functionality

The watchdog timer can either keep running or be frozen when the device is halted by a debugger. This configuration is done through the DEBUGRUN bit in WDOGn CTRL. When code execution is resumed, the watchdog will continue counting where it left off.

### 14.3.3 Energy Mode Handling

The watchdog timer can be configured to either keep on running or freeze when entering EM2 Deep Sleep or EM3 Stop. The configuration is done individually for each energy mode in the EM2RUN and EM3RUN bits in WDOGn\_CTRL. When the watchdog has been frozen and is re-entering an energy mode where it is running, the watchdog timer will continue counting where it left off. For the watchdog there is no difference between EM0 Active and EM1 Sleep. The watchdog does not run in EM4 Hibernate/Shutoff. If EM4BLOCK in WDOGn\_CTRL is set, the CPU will be prevented from entering EM4 Hibernate/Shutoff by software request.

#### Note:

If the WDOG is clocked by the LFXO or LFRCO, writing the SWOSCBLOCK bit will prevent the CPU from entering EM3 Stop. When running from the ULFRCO, writing the SWOSCBLOCK bit will prevent the CPU from entering EM4 Hibernate/Shutoff.

#### 14.3.4 Register Access

Since this module is a Low Energy Peripheral, and runs off a clock which is asynchronous to the HFCORECLK, special considerations must be taken when accessing registers. Refer to 4.3 Access to Low Energy Peripherals (Asynchronous Registers) for a description on how to perform register accesses to Low Energy Peripherals. Note that clearing the EN bit in WDOGn\_CTRL will reset the WDOG module, which will halt any ongoing register synchronization.

### Note:

Never write to the WDOG registers when it is disabled, except to enable the watchdog by setting the EN bitfield in WDOGn\_CTRL.

### 14.3.5 Warning Interrupt

The watchdog implements a warning interrupt which can be configured to occur at approximately 25%, 50%, or 75% of the timeout period through the WARNSEL field of the WDOGn\_CTRL register. This interrupt can be used to wake up the cpu for clearing the watchdog. The warning point for the watchdog timer can be calculated with the formula:

$$T_{WARNING} = (2^{3+PERSEL}) * (WARNSEL / 4) + 1) / f$$

where f is the frequency of the selected clock.

When the watchdog is enabled, it is recommended to clear the watchdog before changing WARNSEL.

### 14.3.6 Window Interrupt

This interrupt occurs when the watchdog is cleared below a certain threshold. This threshold is given by the formula:

$$T_{\text{WARNING}} = (2^{3+\text{PERSEL}}) * (\text{WINSEL/8}) + 1)/f,$$

where f is the frequency of the selected clock.

This value will be approximately 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, or 87.5% of the timeout value based on the WINSEL field of the WDOGn\_CTRL. Figure 14.2 WDOG Warning, Window, and Timeout on page 426 illustrates the warning, the window, and the timeout interrupts. Also, it shows where the prs rising edge needs to happen. The prs edge detection feature is discussed later.




Figure 14.2. WDOG Warning, Window, and Timeout

When the watchdog is enabled, it is recommended to clear the watchdog before changing WINSEL.

### 14.3.7 PRS as Watchdog Clear

The first PRS channel (selected by register WDOGn\_PCH0\_PRSCTRL) can be used to clear the watchdog counter. To enable this feature, CLRSRC must be set to 1. Figure 14.2 PRS Clearing WDOG on page 427 shows how the PRS channel takes over the WDOG clear function. Clearing the WDOG with the PRS is mutually exclusive of clearing the WDT by software.




Figure 14.2. PRS Clearing WDOG

### 14.3.8 PRS Rising Edge Monitoring

PRS channels can be used to monitor multiple processes. If enabled, every time the watch dog timer is cleared the PRS channels are checked and any channel which has not seen an event can trigger an interrupt.




Figure 14.3. PRS Edge Monitoring in WDOG

## 14.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	WDOG_CTRL	RW	Control Register
0x004	WDOG_CMD	W1	Command Register
0x008	WDOG_SYNCBUSY	R	Synchronization Busy Register
0x00C	WDOGn_PCH0_PRSCTRL	RW	PRS Control Register
0x010	WDOGn_PCH1_PRSCTRL	RW	PRS Control Register
0x01C	WDOG_IF	R	Watchdog Interrupt Flags
0x020	WDOG_IFS	W1	Interrupt Flag Set Register
0x024	WDOG_IFC	(R)W1	Interrupt Flag Clear Register
0x028	WDOG_IEN	RW	Interrupt Enable Register

## 14.5 Register Description

## 14.5.1 WDOG\_CTRL - Control Register (Async Reg)

Offset															Bi	it Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset	0	0		•	•		0×0				'	•	'		2	S S		•	Š	OX OX		Ĺ	Š	•		0	0	0	0	0	0	0
Access	Z.	₩ M					X N								Ž	≥ Y			Ž	≥ Y		Ž	≥ Y			₩ N	\ N	W.	₩ M	W.	∑ N	Z.
Name	WDOGRSTDIS	CLRSRC					WINSEL								1000	WAKINSEL			- C	CLRSEL			YEKVEL 1			SWOSCBLOCK	EM4BLOCK	LOCK	EM3RUN	EM2RUN	DEBUGRUN	EN

Bit	Name	Reset /	Access	Description													
31	WDOGRSTDIS 0 RW Watchdog Reset Disable																
	Disable watchdog re	set output.															
	Value	Mode		Description													
	0	EN		A timeout will cause a watchdog reset													
	1	DIS		A timeout will not cause a watchdog reset													
30	CLRSRC	0 F	RW	Watchdog Clear Source													
	Select watchdog clear source.																
	Value	Mode		Description													
	0	SW		A write to the clear bit will clear the watchdog counter													
	1	PCH0		A rising edge on the PRS Channel0 will clear the watchdog counter													
29:27	Reserved	To ensure comp	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-													
26:24	WINSEL	0x0 F	RW	Watchdog Illegal Window Select													
	Select watchdog illegal limit.																
	Value			Description													
	0			Disabled.													
	1			Window limit is 12.5% of the Timeout.													
	2			Window limit is 25.0% of the Timeout.													
	3			Window limit is 37.5% of the Timeout.													
	4			Window limit is 50.0% of the Timeout.													
	5			Window limit is 62.5% of the Timeout.													
				Mindow limit in 75 00/ of the Timesout													
	6			Window limit is 75.0% of the Timeout.													

Bit	Name	Reset	Access	Description									
23:18	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-									
17:16	WARNSEL	0x0	RW	Watchdog Timeout Period Select									
	Select watchdog v	warning timeout p	eriod.										
	Value			Description									
	0			Disabled.									
	1			Warning timeout is 25% of the Timeout.									
	2			Warning timeout is 50% of the Timeout.									
	3			Warning timeout is 75% of the Timeout.									
15:14	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-									
13:12	CLKSEL	0x0	RW	Watchdog Clock Select									
	Selects the WDO	G oscillator, i.e. th	ne clock on w	hich the watchdog will run.									
	Value	Mode		Description									
	0	ULFRCO		ULFRCO									
	1	LFRCO		LFRCO									
	2	LFXO		LFXO									
	3	HFCOREC	LK	HFCORECLK									
11:8	PERSEL	0xF	RW	Watchdog Timeout Period Select									
	Select watchdog timeout period.												
	Value			Description									
	0			Timeout period of 9 watchdog clock cycles.									
	1			Timeout period of 17 watchdog clock cycles.									
	2			Timeout period of 33 watchdog clock cycles.									
	3			Timeout period of 65 watchdog clock cycles.									
	4			Timeout period of 129 watchdog clock cycles.									
	5			Timeout period of 257 watchdog clock cycles.									
	6			Timeout period of 513 watchdog clock cycles.									
	7			Timeout period of 1k watchdog clock cycles.									
	8			Timeout period of 2k watchdog clock cycles.									
	9			Timeout period of 4k watchdog clock cycles.									
	10			Timeout period of 8k watchdog clock cycles.									
	11			Timeout period of 16k watchdog clock cycles.									
	12			Timeout period of 32k watchdog clock cycles.									
	13			Timeout period of 64k watchdog clock cycles.									
	14			Timeout period of 128k watchdog clock cycles.									

Bit	Name	Reset	Access	Description
	15			Timeout period of 256k watchdog clock cycles.
7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	SWOSCBLOCK	0	RW	Software Oscillator Disable Block
	Set to disallow disa is not already runn		ected WDOG	oscillator. Writing this bit to 1 will turn on the selected WDOG oscillator if it
	Value			Description
	0			Software is allowed to disable the selected WDOG oscillator. See CMU for detailed description. Note that also CMU registers are lockable.
	1			Software is not allowed to disable the selected WDOG oscillator.
5	EM4BLOCK	0	RW	Energy Mode 4 Block
	Set to disallow EM	4 entry by softw	are.	
				Description
	0			EM4 can be entered by software. See EMU for detailed description.
	1			EM4 cannot be entered by software.
4	LOCK	0	RW	Configuration Lock
	Set to lock the water	chdog configura	ition. This bit	can only be cleared by reset.
	 Value			Description
	0			Watchdog configuration can be changed.
	1			Watchdog configuration cannot be changed.
3	EM3RUN	0	RW	Energy Mode 3 Run Enable
	Set to keep watcho	log running in E	M3.	<b>3,</b>
	 Value			Description
	0			Watchdog timer is frozen in EM3.
	1			Watchdog timer is running in EM3.
2	EM2RUN	0	RW	Energy Mode 2 Run Enable
_	Set to keep watcho			Energy mode 2 Itali Enable
	Value			Description
	0			Watchdog timer is frozen in EM2.
	1			Watchdog timer is running in EM2.
1	DEBUGRUN	0	RW	Debug Mode Run Enable
•	Set to keep watcho			g
	Value			Description
	0			Watchdog timer is frozen in debug mode.
	1			Watchdog timer is running in debug mode.
	-			Traterious union is running in debug fliede.

Bit	Name	Reset	Access	Description
0	EN	0	RW	Watchdog Timer Enable
	Set to enabled watch	dog timer.		

## 14.5.2 WDOG\_CMD - Command Register (Async Reg)

Offset		Bit Position																														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•			•									•											•						0
Access																																W
Name																																CLEAR

Bit	Name	Reset	Access	Description								
31:1	Reserved	To ensure cortions	To ensure compatibility with future devices, always write bits to 0. More informations									
0	CLEAR	0	W1	Watchdog Timer Clear								
	Clear watchdog tim	er. The bit must be	e written 4	watchdog cycles before the timeout.								
	Value	Mode		Description								
	0	UNCHANGE	)	Watchdog timer is unchanged.								
	1	CLEARED		Watchdog timer is cleared to 0.								

# 14.5.3 WDOG\_SYNCBUSY - Synchronization Busy Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset		'	'		'									•		'	•	'			<u>'</u>						•	•	0	0	0	0
Access																													22	~	~	ď
Name																													PCH1_PRSCTRL	PCH0_PRSCTRL	CMD	CTRL

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	PCH1_PRSCTRL	0	R	PCH1_PRSCTRL Register Busy
	Set when the value w	ritten to PCH1_	PRSCTRL	is being synchronized.
2	PCH0_PRSCTRL	0	R	PCH0_PRSCTRL Register Busy
	Set when the value w	ritten to PCH0_	PRSCTRL	is being synchronized.
1	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
0	CTRL	0	R	CTRL Register Busy
	Set when the value w	ritten to CTRL i	s being syn	chronized.

# 14.5.4 WDOGn\_PCHx\_PRSCTRL - PRS Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Office					it Don	ition												
Offset					it Pos													
0x00C	30 30 31 28 27 28 29	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7   20   5	7   18   7	16	ξ 4	13	7 7	9	6	∞	7	9	2	4	ε C		_
Reset											0						0X	
Access											R ⊗						Z M	
Name											PRSMISSRSTEN						PRSSEL	
Bit	Name	Reset A	Access	Descrip	otion													
31:9	Reserved	To ensure compa	atibility v	vith future	devid	ces, al	ways	s write I	bits t	o 0. I	Mor	e inf	orm	atio	n in	1.2 C	onven-	
8	PRSMISSRSTEN	0 F	RW.	PRS Mi	ssing	Even	t Wi	II Trigg	er a	Wate	chd	log I	Res	et				
	When set, a PRS mis	ssing event will trigg	ger a wa	tchdog re	set.													
7:4	Reserved	To ensure compa	atibility v	vith future	devid	es, al	ways	s write i	bits t	o 0. I	Mor	e inf	orm	atio	n in	1.2 C	onven-	
3:0	PRSSEL	0x0 F	RW.	PRS Ch	nanne	I PRS	Sele	ect										
	These bits select the	PRS input for the F	PRS cha	nnel.														
	Value	Mode		Descrip	tion												·	
	0	PRSCH0		PRS Ch	anne	0 sele	ected	d as inp	ut									
	1	PRSCH1		PRS Ch	anne	1 sele	ected	d as inp	ut									
	2	PRSCH2		PRS Ch	anne	2 sele	ected	d as inp	ut									
	3	PRSCH3		PRS Ch	anne	3 sele	ected	d as inp	ut									
	4	PRSCH4		PRS Ch	anne	4 sele	ected	d as inp	ut									
	5	PRSCH5		PRS Ch	anne	5 sele	ected	d as inp	ut									
	6	PRSCH6		PRS Ch	anne	6 sele	ected	d as inp	ut									
	7	PRSCH7		PRS Ch	anne	7 sele	ected	d as inp	ut									
	8	PRSCH8		PRS Ch	anne	8 sele	ected	d as inp	ut									
	9	PRSCH9		PRS Ch	anne	9 sele	ected	d as inp	ut									
	10	PRSCH10		PRS Ch	anne	10 se	lecte	ed as in	put									
	11	PRSCH11		PRS Ch	anne	11 se	lecte	ed as in	put									

# 14.5.5 WDOG\_IF - Watchdog Interrupt Flags

Offset	Bit Position				
0x01C	330 300 300 300 300 300 300 300 300 300	4 (	ကျ	۸ <del>۱</del>	0
Reset		0	0	0	0
Access		מבן	<u>م</u> ا	צ ב	~
Name		∑   ∑	PEMO	WARN	TOUT

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure c tions	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	PEM1	0	R	PRS Channel One Event Missing Interrupt Flag
	Set when a WDC	G clear happens b	efore a prs	event has been detected on PRS channel one.
3	PEM0	0	R	PRS Channel Zero Event Missing Interrupt Flag
	Set when a WDC	G clear happens b	efore a prs	event has been detected on PRS channel zero.
2	WIN	0	R	WDOG Window Interrupt Flag
	Set when a WDC	G clear happens b	elow the wir	ndow limit value.
1	WARN	0	R	WDOG Warning Timeout Interrupt Flag
	Set when a WDC	G warning timeou	t has occurre	ed.
0	TOUT	0	R	WDOG Timeout Interrupt Flag
	Set when a WDC	G timeout has occ	curred.	

# 14.5.6 WDOG\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•	'		'						•	•		•	'												'	0	0	0	0	0
Access																												W1	×	W1	W	W1
Name																												PEM1	PEM0	NIW	WARN	TOUT

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	PEM1	0	W1	Set PEM1 Interrupt Flag
	Write 1 to set the PE	M1 interrupt flag		
3	PEM0	0	W1	Set PEM0 Interrupt Flag
	Write 1 to set the PE	:M0 interrupt flag		
2	WIN	0	W1	Set WIN Interrupt Flag
	Write 1 to set the WI	N interrupt flag		
1	WARN	0	W1	Set WARN Interrupt Flag
	Write 1 to set the W	ARN interrupt flag	9	
0	TOUT	0	W1	Set TOUT Interrupt Flag
	Write 1 to set the TC	OUT interrupt flag		

## 14.5.7 WDOG\_IFC - Interrupt Flag Clear Register

14.5./ V	WDOG_IFC - Interrupt Flag Clear Register											
Offset			Bit Position									
0x024	31 30 29 28 27 27	25 23 23 23 20 20	0 - 2 - 3 - 4 - 5 - 6 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7									
Reset			0 0 0 0 0									
Access			(R)W1									
Name			PEM1 WIN WARN									
Bit	Name	Reset Access	Description									
31:5	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-									
4	PEM1	0 (R)W1	Clear PEM1 Interrupt Flag									
		EM1 interrupt flag. Readin enabled globally in MSC.	g returns the value of the IF and clears the corresponding interrupt flags ).									
3	PEM0	0 (R)W1	Clear PEM0 Interrupt Flag									
		EM0 interrupt flag. Readin enabled globally in MSC.	g returns the value of the IF and clears the corresponding interrupt flags ).									
2	WIN	0 (R)W1	Clear WIN Interrupt Flag									
	Write 1 to clear the W feature must be enab		returns the value of the IF and clears the corresponding interrupt flags (This									

**Clear WARN Interrupt Flag** 

**Clear TOUT Interrupt Flag** 

Write 1 to clear the WARN interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags

Write 1 to clear the TOUT interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags

(R)W1

(R)W1

0

(This feature must be enabled globally in MSC.).

(This feature must be enabled globally in MSC.).

WARN

TOUT

1

0


# 14.5.8 WDOG\_IEN - Interrupt Enable Register

Offset															Bi	t Pc	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	1	10	ဝ	8	7	9	5	4	က	2	_	0
Reset		•									•			•						•					•			0	0	0	0	0
Access																												RW	R	RW	Z.	RW
Name																												PEM1	PEM0	MIN	WARN	TOUT

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	PEM1	0	RW	PEM1 Interrupt Enable
	Enable/disable the F	PEM1 interrupt		
3	PEM0	0	RW	PEM0 Interrupt Enable
	Enable/disable the F	PEM0 interrupt		
2	WIN	0	RW	WIN Interrupt Enable
	Enable/disable the V	VIN interrupt		
1	WARN	0	RW	WARN Interrupt Enable
	Enable/disable the V	VARN interrupt		
0	TOUT	0	RW	TOUT Interrupt Enable
	Enable/disable the 1	OUT interrupt		

## 15. PRS - Peripheral Reflex System





#### **Quick Facts**

### What?

The PRS (Peripheral Reflex System) allows configurable, fast, and autonomous communication between peripherals.

## Why?

Events and signals from one peripheral can be used as input signals or triggered by other peripherals. Besides, PRS reduces latency and ensures predictable timing by reducing software overhead and thus current consumption.

### How?

Without CPU intervention the peripherals can send Reflex signals (both pulses and level) to each other in single- or chained steps. The peripherals can be set up to perform actions based on the incoming Reflex signals. This results in improved system performance and reduced energy consumption.

## 15.1 Introduction

The Peripheral Reflex System (PRS) is a network allowing direct communication between different peripheral modules without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these Reflex signals through Reflex channels to consumer peripherals which perform actions depending on the Reflex signals received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

### 15.2 Features

- · 12 Configurable Reflex Channels
  - Each channel can be connected to any producing peripheral, including the PRS channels
  - · Consumers can choose which channel to listen to
  - Selectable edge detector (Rising, falling and both edges)
  - · Configurable AND and OR between channels
  - · Optional channel invert
  - · PRS can generate event to CPU
  - · Two independent DMA requests based on PRS channels
- · Software controlled channel output
  - Configurable level
  - · Triggered pulses

#### 15.3 Functional Description

An overview of the PRS module is shown in Figure 15.1 PRS Overview on page 440. The PRS contains 12 Reflex channels. All channels can select any Reflex signal offered by the producers. The consumers can choose which PRS channel to listen to and perform actions based on the Reflex signals routed through that channel. The Reflex signals can be both edge signals and level signals.




Figure 15.1. PRS Overview

### 15.3.1 Channel Functions

Different functions can be applied to a Reflex signal within the PRS. Each channel includes an edge detector to enable generation of pulse signals from level signals. The PRS channels can also be manually triggered by writing to PRS\_SWPULSE or PRS\_SWLEVEL. SWLEVEL[n] is a programmable level for each channel and holds the value it is programmed to. Setting SWPULSE[n] will cause the PRS channel to output a high pulse that is one HFCLK cycle wide. The SWLEVEL[n] and SWPULSE[n] signals are then XOR'ed with the selected input from the producers to form the output signal sent to the consumers listening to the channel. For example, when SWLEVEL[n] is set, if a producer produces a signal of 1, this will cause a channel output of 0.

#### 15.3.1.1 Operational Mode

Reflex channels can operate in two modes, synchronous or asynchronous. In synchronous mode Reflex signals are clocked on the HFCLK, and can be used by any Reflex consumer. However, this will not work in EM2/EM3, since the HFCLK will be turned off.

Asynchronous Reflex channels are not clocked on HFCLK, and can be used even in EM2/EM3. However, the asynchronous mode can only be used by a subset of the Reflex consumers.

The asynchronous Reflex signals generated by the producers are indicated in the SIGSEL field of PRS\_CHx\_CTRL register. The consumers capable of utilizing asynchronous Reflex signals include the LEUART and the PCNT. The USART can also utilize some particular asynchronous signals. Refer to the respective modules for details on how to configure them to use the PRS.

**Note:** If a Reflex channel with ASYNC field of PRS\_CHx\_CTRL register set to '1' is used in a consumer not supporting asynchronous reflexes, the behaviour is undefined

### 15.3.1.2 Edge Detection and Clock Domains

Using EDSEL in PRS\_CHx\_CTRL, edge detection can be applied to a PRS signal. When edge detection is enabled, changes in the PRS input will result in a pulse on the PRS channel. This requires that the ASYNC bit in PRS\_CHx\_CTRL is cleared. Signals on the PRS input must be at least one HFCLK period wide in order to be detected properly. This applies to all cases when ASYNC is not used in the PRS.

For communication between peripherals on different prescaled clocks (e.g. between peripherals on HFCLK and HFPERCLK), there are two options. One option is to use level signals. No additional action is needed for level signals, but software must make sure that the level signals are held long enough for the destination domain to detect them. The other option is to use pulse signals. For pulse signals, edge detection should be enabled (by configuring EDSEL in PRS\_CHx\_CTRL to positive edge, negative edge, or both) and STRETCH in PRS\_CHx\_CTRL should be set. When edge detection and stretch are enabled on a PRS source, the output on the PRS channel is held long enough for the destination domain to detect the pulse. This also works if there are multiple destination domains running at different frequencies.

## 15.3.1.3 Configurable PRS Logic

Each PRS channel has three logic functions that can be used by themselves or in combination. The selected PRS source can be AND'ed with the next PRS channel output, OR'ed with the previous PRS channel output and inverted. This is shown in Figure 15.1 PRS Overview on page 440. The order of the functions is important. If OR and AND are enabled at the same time, AND is applied first, and then OR. Note that the previous and next channel options wrap around. Using the ORPREV option on the first PRS channel OR's with the output of the last PRS channel. Likewise, using the ANDNEXT option on the last PRS channel AND's with the output of the first PRS channel.




Figure 15.2. Configurable PRS Logic

In addition to the logic functions that can combine a PRS channel with one of its neighbors, a PRS channel can also select any other PRS channel as input. This can allow relatively complex logic functions to be created.

## 15.3.2 Producers

Through SOURCESEL in PRS\_CHx\_CTRL, each PRS channel selects signal producers. Each producer outputs one or more signals which can be selected by setting the SIGSEL field in PRS\_CHx\_CTRL. Setting the SOURCESEL bits to 0 (Off) leads to a constant 0 output from the input mux. An overview of the available producers can be found in the SOURCESEL and SIGSEL fields in PRS\_CHx\_CTRL. Note that GPIO producers are selected in the GPIO module using the edge interrupt configuration settings described in 32.3.5.1 Edge Interrupt Generation. GPIOPIN0 uses the selection for the EXTI0 interrupt, GPIOPIN1 uses the selection for the EXTI1 interrupt, and so on.

## 15.3.3 Consumers

Consumer peripherals (Listed in Table 15.1 Reflex Consumers on page 442) can be set to listen to a PRS channel and perform an action based on the signal received on that channel. While most consumers can handle either only pulse input or only level input, some can handle both pulse and level inputs.

**Table 15.1. Reflex Consumers** 

Module	Reflex Input	Input Format
TIMER	Compare/Capture Channel	Pulse / Level
	Alternate Input for DTI (Available only in specific TIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 0 (Available only in specific TIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 1 (Available only in specific TIMERs See data sheet for details)	Level
WTIMER	Compare/Capture Channel	Pulse / Level
	Alternate Input for DTI (Available only in specific WTIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 0 (Available only in specific WTIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 1 (Available only in specific WTIMERs See data sheet for details)	Level
USART	RX/TX Trigger	Pulse
	Alternate Input for IrDA	Level
	Alternate Input for RX	Level
	Alternate Input for CLK	Level
VDAC	Channel 0 Trigger	Pulse
	Channel 1 Trigger	Pulse
ADC	Single Sample Trigger	Pulse
	Scan Sequence Trigger	Pulse
IDAC	Alternate Input for OUTMODE	Level
СМИ	Alternate Input for Calibration Up-Counter	Level
	Alternate Input for Calibration Down-Counter	Level
LEUART	Alternate Input for RX	Level
PCNT	Compare/Clear Trigger	Pulse/Level
	Alternate Input for S0IN	Level
	Alternate Input for S1IN	Level

Module	Reflex Input	Input Format
LESENSE	Scan Start	Pulse
	LESENSE Decoder Bit 0	Level
	LESENSE Decoder Bit 1	Level
	LESENSE Decoder Bit 2	Level
	LESENSE Decoder Bit 3	Level
WDOG	Peripheral Watchdog	Pulse
LETIMER	Start LETIMER	Pulse
	Stop LETIMER	Pulse
	Clear LETIMER	Pulse
RTCC	Compare/Capture Channel	Pulse/Level
PRS	Set Event	Pulse
	DMA Request 0	Pulse
	DMA Request 1	Pulse
CAPSENSE	Start Conversion	Pulse

### 15.3.4 Event on PRS

The PRS can be used to send events to the MCU. This is very useful in combination with the Wait For Event (WFE) instruction. A single PRS channel can be selected for this using SEVONPRSSEL in PRS\_CTRL, and the feature is enabled by setting SEVONPRS in the same register.

Using SEVONPRS, one can e.g. set up a timer to trigger an event to the MCU periodically, every time letting the MCU pass through a WFE instruction in its program. This can help in performance-critical sections where timing is known, and the goal is to wait for an event, then execute some code, then wait for an event, then execute some code and so on.

## 15.3.5 DMA Request on PRS

Up to two independent DMA requests can be generated by the PRS. The PRS signals triggering the DMA requests are selected using the LDMA\_CHx\_REQSEL register, by setting SOURCESEL to PRS and SIGSEL to either PRSREQ0 or PRSREQ1. The DMA requests are cleared when the DMA services the requests. The requests are set whenever the selected PRS signals are high.

The selected PRS signals must have ASYNC cleared when they are used as inputs to the DMA. Edge detection in the PRS can be enabled to only trigger transfers on edges.

## 15.3.6 Example

The example below (illustrated in Figure 15.3 TIMER0 Overflow Starting ADC0 Single Conversions Through PRS Channel 5. on page 444) shows how to set up ADC0 to start single conversions every time TIMER0 overflows (one HFPERCLK cycle high pulse), using PRS channel 5:

- Set SOURCESEL in PRS CH5 CTRL to TIMER0 as input to PRS channel 5.
- Set SIGSEL in PRS CH5 CTRL to select the overflow signal (TIMER00F from TIMER0).
- · Configure ADC0 with the desired conversion set-up.
- Set SINGLEPRSEN in ADC0\_SINGLECTRL to 1 to enable single conversions to be started by a high PRS input signal.
- Set SINGLEPRSSEL in ADC0\_SINGLECTRL to 0x5 to select PRS channel 5 as input to start the single conversion.
- Start TIMER0 with the desired TOP value, an overflow PRS signal is output automatically on overflow. Note that the ADC results needs to be fetched either by the CPU or DMA.




Figure 15.3. TIMER0 Overflow Starting ADC0 Single Conversions Through PRS Channel 5.

## 15.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	PRS_SWPULSE	W1	Software Pulse Register
0x004	PRS_SWLEVEL	RW	Software Level Register
0x008	PRS_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x010	PRS_ROUTELOC0	RW	I/O Routing Location Register
0x014	PRS_ROUTELOC1	RW	I/O Routing Location Register
0x018	PRS_ROUTELOC2	RW	I/O Routing Location Register
0x030	PRS_CTRL	RW	Control Register
0x034	PRS_DMAREQ0	RW	DMA Request 0 Register
0x038	PRS_DMAREQ1	RW	DMA Request 1 Register
0x040	PRS_PEEK	R	PRS Channel Values
0x050	PRS_CH0_CTRL	RW	Channel Control Register
	PRS_CHx_CTRL	RW	Channel Control Register
0x07C	PRS_CH11_CTRL	RW	Channel Control Register

# 15.5 Register Description

# 15.5.1 PRS\_SWPULSE - Software Pulse Register

Offset															Bi	t Po	siti	on														
0x000	31	33	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	ဝ	∞	7	9	2	4	က	7	_	0
Reset				•			•									•				•	0	0	0	0	0	0	0	0	0	0	0	0
Access																					N N	N N	W W	W	N N	N N	W	W W	W	W W	×	<b>M</b>
Name																					CH11PULSE	CH10PULSE	CH9PULSE	CH8PULSE	CH7PULSE	CH6PULSE	CH5PULSE	CH4PULSE	CH3PULSE	CH2PULSE	CH1PULSE	CH0PULSE

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CH11PULSE	0	W1	Channel 11 Pulse Generation
	See bit 0.			
10	CH10PULSE	0	W1	Channel 10 Pulse Generation
	See bit 0.			
9	CH9PULSE	0	W1	Channel 9 Pulse Generation
	See bit 0.			
8	CH8PULSE	0	W1	Channel 8 Pulse Generation
	See bit 0.			
7	CH7PULSE	0	W1	Channel 7 Pulse Generation
	See bit 0.			
6	CH6PULSE	0	W1	Channel 6 Pulse Generation
	See bit 0.			
5	CH5PULSE	0	W1	Channel 5 Pulse Generation
	See bit 0.			
4	CH4PULSE	0	W1	Channel 4 Pulse Generation
	See bit 0.			
3	CH3PULSE	0	W1	Channel 3 Pulse Generation
	See bit 0.			
2	CH2PULSE	0	W1	Channel 2 Pulse Generation
	See bit 0.			
1	CH1PULSE	0	W1	Channel 1 Pulse Generation
	See bit 0.			
0	CH0PULSE	0	W1	Channel 0 Pulse Generation
				lse. This pulse is XOR'ed with the corresponding bit in the SWLEVEL registe the channel output.

# 15.5.2 PRS\_SWLEVEL - Software Level Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset		'	'	•	'						•		•	•	'	'			•	•	0	0	0	0	0	0	0	0	0	0	0	0
Access																					RW	₩ W	RW	₩ W	₩ N	Z.	R W	₩ W	₩ W	₩ M	X ≪	RW
Name																					CH11LEVEL	CH10LEVEL	CH9LEVEL	CH8LEVEL	CH7LEVEL	CH6LEVEL	CH5LEVEL	CH4LEVEL	CH3LEVEL	CH2LEVEL	CH1LEVEL	CHOLEVEL

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CH11LEVEL	0	RW	Channel 11 Software Level
	See bit 0.			
10	CH10LEVEL	0	RW	Channel 10 Software Level
	See bit 0.			
9	CH9LEVEL	0	RW	Channel 9 Software Level
	See bit 0.			
8	CH8LEVEL	0	RW	Channel 8 Software Level
	See bit 0.			
7	CH7LEVEL	0	RW	Channel 7 Software Level
	See bit 0.			
6	CH6LEVEL	0	RW	Channel 6 Software Level
	See bit 0.			
5	CH5LEVEL	0	RW	Channel 5 Software Level
	See bit 0.			
4	CH4LEVEL	0	RW	Channel 4 Software Level
	See bit 0.			
3	CH3LEVEL	0	RW	Channel 3 Software Level
	See bit 0.			
2	CH2LEVEL	0	RW	Channel 2 Software Level
	See bit 0.			
1	CH1LEVEL	0	RW	Channel 1 Software Level
	See bit 0.			
0	CH0LEVEL	0	RW	Channel 0 Software Level
	The value in this reg to generate the char		with the cor	responding bit in the SWPULSE register and the selected PRS input signal

# 15.5.3 PRS\_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Ві	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			'		'	•					•			•							0	0	0	0	0	0	0	0	0	0	0	0
Access																					RW	₩ W	RW	₩ W	₽	W.	₩ M	₩ W	₩ W	₽	₩ M	RW
Name																					CH11PEN	CH10PEN	CH9PEN	CH8PEN	CH7PEN	CH6PEN	CH5PEN	CH4PEN	CH3PEN	CH2PEN	CH1PEN	CHOPEN

Name	Reset	Access	Description
Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
CH11PEN	0	RW	CH11 Pin Enable
When set, GPIO o	utput from PRS	channel 11 is	enabled
CH10PEN	0	RW	CH10 Pin Enable
When set, GPIO o	utput from PRS	channel 10 is	enabled
CH9PEN	0	RW	CH9 Pin Enable
When set, GPIO o	utput from PRS	channel 9 is e	enabled
CH8PEN	0	RW	CH8 Pin Enable
When set, GPIO o	utput from PRS	channel 8 is e	enabled
CH7PEN	0	RW	CH7 Pin Enable
When set, GPIO o	utput from PRS	channel 7 is	enabled
CH6PEN	0	RW	CH6 Pin Enable
When set, GPIO o	utput from PRS	channel 6 is	enabled
CH5PEN	0	RW	CH5 Pin Enable
When set, GPIO o	utput from PRS	channel 5 is e	enabled
CH4PEN	0	RW	CH4 Pin Enable
When set, GPIO o	utput from PRS	channel 4 is e	enabled
CH3PEN	0	RW	CH3 Pin Enable
When set, GPIO o	utput from PRS	channel 3 is e	enabled
CH2PEN	0	RW	CH2 Pin Enable
When set, GPIO o	utput from PRS	channel 2 is e	enabled
CH1PEN	0	RW	CH1 Pin Enable
When set, GPIO o	utput from PRS	channel 1 is e	enabled
CH0PEN	0	RW	CH0 Pin Enable
When set, GPIO o	utput from PRS	channel 0 is	enabled
	Reserved  CH11PEN When set, GPIO of CH10PEN When set, GPIO of CH9PEN When set, GPIO of CH8PEN When set, GPIO of CH7PEN When set, GPIO of CH6PEN When set, GPIO of CH5PEN When set, GPIO of CH4PEN When set, GPIO of CH3PEN When set, GPIO of CH2PEN When set, GPIO of CH2PEN When set, GPIO of CH1PEN	Reserved  To ensure of tions  CH11PEN  When set, GPIO output from PRS of CH10PEN  O When set, GPIO output from PRS of CH9PEN  CH9PEN  O When set, GPIO output from PRS of CH8PEN  O When set, GPIO output from PRS of CH7PEN  O When set, GPIO output from PRS of CH6PEN  CH6PEN  O When set, GPIO output from PRS of CH5PEN  O When set, GPIO output from PRS of CH4PEN  CH4PEN  O When set, GPIO output from PRS of CH4PEN  CH3PEN  O When set, GPIO output from PRS of CH4PEN  CH2PEN  O When set, GPIO output from PRS of CH4PEN  CH1PEN  O When set, GPIO output from PRS of CH4PEN  O When Set, GPIO output from PRS of CH4PEN  O When Set, GPIO output	Reserved  To ensure compatibility tions  CH11PEN  0 RW  When set, GPIO output from PRS channel 11 is CH10PEN  0 RW  When set, GPIO output from PRS channel 10 is CH9PEN  0 RW  When set, GPIO output from PRS channel 9 is CH8PEN  0 RW  When set, GPIO output from PRS channel 8 is CH7PEN  0 RW  When set, GPIO output from PRS channel 7 is CH6PEN  0 RW  When set, GPIO output from PRS channel 6 is CH5PEN  0 RW  When set, GPIO output from PRS channel 5 is CH4PEN  0 RW  When set, GPIO output from PRS channel 4 is CH4PEN  0 RW  When set, GPIO output from PRS channel 3 is CH4PEN  0 RW  When set, GPIO output from PRS channel 3 is CH4PEN  0 RW  When set, GPIO output from PRS channel 2 is CH4PEN  0 RW  When set, GPIO output from PRS channel 2 is CH4PEN  0 RW  When set, GPIO output from PRS channel 2 is CH4PEN  0 RW  When set, GPIO output from PRS channel 1 is CH4PEN

# 15.5.4 PRS\_ROUTELOC0 - I/O Routing Location Register

15.5.4 P				· U -	"0		utiii	9 -	oc.	atic	,,,,	veg	1131	lei																					
Offset																Bit	Pos	itic	on																
0x010	30	59	28	27	26	25	24	23	3	22	7	20	Ç		0 7	;	9	15	4	13	12	7	9	σ	0	,	_	9	2	4	ď		1 /	- 0	>
Reset				0	200									0x00								0	00X0									0x00			
Access				<u> </u>	2									₩								i	<b>≷</b>									ΑŠ			
				۷	3									8								(	္									8			_
Name				CHSIOC	2									CH2LOC								3	CH1LOC									CHOLOC			
Bit	Name					R	esei				Ac	ces	s	De	escr	ipti	on																		
31:30	Reserv	/ed					o en ons	sure	e c	omp	oati	bilit <sub>.</sub>	y v	vith	futu	re d	levid	ces	, alı	ways	s wr	ite k	oits	to (	). M	ore	e inf	orn	natio	on ir	າ 1.	2 C	onv	/en-	
29:24	CH3LC	)C					(00				RW	,		I/C	) Lo	cat	ion																		
23.27	Decide		e loc	atio	n of			anr	nel					1/ C	,	cat	1011																		
											Pii																								
	Value	LOC0														iptio																			
	1															on ( on 1																			
	2					cati																													
	3						OC3								cati																				
	4						OC4								cati																				
	5						OC5								catio																				
	6					L	OC6							Lo	catio	on 6	3																		
	7					L	OC7							Lo	cati	on 7	7																		
	8					L	OC8							Lo	cati	on 8	3																		
	9					L	OC9							Lo	cati	on 9	9																		
	10					L	OC1	0						Lo	cati	on 1	10																		
	11					L	OC1	1						Lo	cati	on 1	11																		
	12					L	OC1	2						Lo	cati	on 1	12																		
	13					L	OC1	3						Lo	cati	on 1	13																		
	14					L	OC1	4						Lo	catio	on 1	14																		
23:22	Resen	/ed					o en ons	sure	e co	omp	oati	bilit	y v	vith	futu	re d	levid	ces	, alı	ways	s wr	ite k	oits	to (	D. M	ore	e inf	orn	natio	on ir	າ 1.	2 C	onv	/en-	
21:16	CH2LC	C				0>	<b>k</b> 00				RW	/		I/C	) Lo	cat	ion																		
	Decide	s the	e loc	atio	n of	f th	e ch	anr	nel	I/O	pin	1																							
	Value					М	ode							De	escri	iptio	n																		
	0					L	OC0							Lo	cati	on (	)																		
	1					L	OC1							Lo	cati	on 1	1																		
	2					L	OC2							Lo	cati	on 2	2																		

Bit	Name	Reset	Access	Description
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
15:14	Reserved	To ensure comp	oatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	CH1LOC	0x00	RW	I/O Location
	Decides the location of	of the channel I/O	pin	
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
7:6	Reserved	To ensure comp tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CH0LOC	0x00	RW	I/O Location
	Decides the location of	of the channel I/O	pin	
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
	8	LOC8		Location 8
	9	LOC9		Location 9
	10	LOC10		Location 10
	11	LOC11		Location 11
	12	LOC12		Location 12
	13	LOC13		Location 13

Bit Name Reset Access Description

# 15.5.5 PRS\_ROUTELOC1 - I/O Routing Location Register

13.3.3 F			_					, _o	-Cut																					
Offset														В	it Po	siti	on													
0x014	30	29	28	27	26	25	24	23	22	21	20	19	2 8	17	16	15	14	13	12	1	10	6	0 00	7	9	5	4	8 0	1 4	- 0
Reset				0	0000		_						00×0								00X0							0x00		_
Access					 } Y								X ≷								 ≷							S. S.		
Name				<u>.</u>	CH/LOC								СН6LОС								CH5LOC							CH4LOC		
					د								0								ပ —									
Bit	Name						eset				ces				tion															
31:30	Reser	/ed					o ens ons	ure	con	npat	ibilit	y w	ith fu	ıture	dev	ices	, alv	vays	s w	rite I	bits	to C	). Мо	re i	nfor	mati	on in	1.2 C	onv	en-
29:24	CH7L0	C				0:	x00			RV	٧		I/O	Loc	atio	า														
	Decide	s th	e lo	ocatio	on o	of th	ne cha	anne	el I/0	) pir	า																			
	Value					M	lode						Des	crip	tion															
	0					L	OC0						Loc	atior	า 0															
	1					L	OC1						Loc	atior	า 1															
	2					L	OC2						Loc	atior	n 2															
	3					L	OC3						Loc	atior	1 3															
	4						OC4							atior																
	5						OC5						Loc																	
	6						OC6						Loc																	
	7						OC7						Loc																	
	8						OC8						Loc																	
	9						OC9						Loc																	
	10						OC10	) 					Loc	atior	1 10															
23:22	Reser	∕ed					o ens ons	ure	con	npat	ibilit <u>:</u>	y w	ith fu	ıture	dev	ices	s, alv	vays	s w	rite I	bits	to C	). Mo	re i	nfor	mati	on in	1.2 C	onv	en-
21:16	CH6L0	ЭС				0:	x00			RV	V		I/O	Loc	atio	า														
	Decide	es th	e lo	ocatio	on o	of th	ne cha	anne	el I/0	) pir	า																			
	Value					M	lode						Des	crip	tion															
	0					L	OC0						Loc	atior	า 0															
	1					L	OC1						Loc	atior	1 1															
	2					L	OC2						Loc	atior	12															
	3					L	OC3						Loc	atior	1 3															
	4					L	OC4						Loc	atior	1 4															
	5					L	OC5						Loc																	
	6					L	OC6						Loc	atior	า 6															

Bit	Name	Reset Access	Description
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
15:14	Reserved	To ensure compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	CH5LOC	0x00 RW	I/O Location
	Decides the loca	tion of the channel I/O pin	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
7:6	Reserved	To ensure compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CH4LOC	0x00 RW	I/O Location
	Decides the loca	tion of the channel I/O pin	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6

# 15.5.6 PRS\_ROUTELOC2 - I/O Routing Location Register

Offset											Bit Po	sition											
0x018	33	59	28		25 24	23	22	20	19	9 1	16	<del>7</del> <del>7</del> <del>7</del>	13	12	7 6	2 0	ω	7 9	2	4	က	2	- 0
Reset				00×0					0	}					00×0							00×0	
A 00000									- ×													WW 0	
Access															R							<u>~</u>	
Name				CH11LOC					200						СНЭГОС							CH8LOC	
Bit	Name				Reset		,	Acces	s l	Desci	ription	)											
31:30	Reserv	/ed			To ens	ure c	отр	atibilit	y wit	h futu	re dev	rices, al	lway	/s writ	te bits	to 0. I	Mor	e infor	mati	ion i	n 1	2 Coi	nven-
29:24	CH11L	OC.			0x00		ļ	RW	ı	/O Lc	catio	n											
	Decide	s the	locat	ion o	f the cha	anne	I/O	pin															
	Value				Mode				[	Descr	iption												
	0				LOC0				l	ocati	on 0												
	1				LOC1				I	_ocati	on 1												
	2				LOC2				l	_ocati	on 2												
	3				LOC3				l	_ocati	on 3												
	4				LOC4					_ocati													
	5				LOC5				Į	_ocati	on 5												
23:22	Reserv	/ed			To ens	ure c	отр	atibilit	y wit	h futu	re dev	rices, al	lway	/s writ	te bits	to 0. I	Mor	e infon	mati	ion i	n 1.:	2 Coi	nven-
21:16	CH10L	OC.			0x00		1	RW	I	/O Lc	catio	n											
	Decide	s the	locat	ion o	f the cha	anne	I/O	pin															
	Value				Mode				[	Descr	iption												
	0				LOC0				I	_ocati	on 0												
	1				LOC1				l	_ocati	on 1												
	2				LOC2				Į	_ocati	on 2												
	3				LOC3				Į	_ocati	on 3												
	4				LOC4					_ocati													
	5				LOC5				Į	_ocati	on 5												
15:14	Reserv	/ed			To ens	ure c	отр	atibilit	y wit	h futu	re dev	rices, al	lway	/s writ	te bits	to 0. I	Mor	e infor	mati	ion i	n 1.:	2 Coi	nven-
13:8	CH9LC	OC			0x00		١	RW	ı	/O Lo	catio	n											
	Decide	s the	locat	ion o	f the cha	anne	I/O	pin															
	Value				Mode				[	Descr	iption												
	0				LOC0				ı	_ocati	on 0												

Bit	Name	Reset Access	Description
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
7:6	Reserved	To ensure compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
		tions	with ratale devices, always who bits to 0. More information in 1.2 conven-
5:0	CH8LOC		I/O Location
5:0		0x00 RW	
5:0	CH8LOC	0x00 RW	
5:0	CH8LOC Decides the location	0x00 RW of the channel I/O pin	I/O Location
5:0	CH8LOC Decides the location	0x00 RW of the channel I/O pin Mode	I/O Location  Description
5:0	CH8LOC Decides the location of Value 0	0x00 RW of the channel I/O pin Mode LOC0	I/O Location  Description  Location 0
5:0	CH8LOC Decides the location of Value 0 1	of the channel I/O pin  Mode  LOC0  LOC1	I/O Location  Description  Location 0  Location 1
5:0	CH8LOC Decides the location of Value 0 1	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2	I/O Location  Description  Location 0  Location 1  Location 2
5:0	CH8LOC Decides the location of Value  0 1 2 3	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2  LOC3	I/O Location  Description  Location 0  Location 1  Location 2  Location 3
5:0	CH8LOC Decides the location of Value  0 1 2 3 4	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2  LOC3  LOC4	Description Location 0 Location 1 Location 2 Location 3 Location 4
5:0	CH8LOC Decides the location of Value  0 1 2 3 4 5	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2  LOC3  LOC4  LOC5	I/O Location  Description  Location 0  Location 1  Location 2  Location 3  Location 4  Location 5
5:0	CH8LOC Decides the location of Value  0 1 2 3 4 5	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2  LOC3  LOC4  LOC5  LOC6	Location  Description  Location 0  Location 1  Location 2  Location 3  Location 4  Location 5  Location 6
5:0	CH8LOC Decides the location of Value  0 1 2 3 4 5 6 7	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2  LOC3  LOC4  LOC5  LOC6  LOC7	I/O Location  Description  Location 0  Location 1  Location 2  Location 3  Location 4  Location 5  Location 6  Location 7
5:0	CH8LOC Decides the location of Value  0 1 2 3 4 5 6 7	tions  0x00 RW  of the channel I/O pin  Mode  LOC0  LOC1  LOC2  LOC3  LOC4  LOC5  LOC6  LOC7  LOC8	I/O Location  Description  Location 0  Location 1  Location 2  Location 3  Location 4  Location 5  Location 6  Location 7  Location 8

# 15.5.7 PRS\_CTRL - Control Register

Offset															Bi	t Pc	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	1	0
Reset				•												•		•											2	3		0
Access																													2	2		₩ M
Name																													SEVONDBSSEI	SEVOINTESSEL		SEVONPRS
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4:1	SEVONPRSSEL	0x0	RW	SEVONPRS PRS Channel Select
	Selects PRS channe	el for SEVONPRS	3	
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected
	1	PRSCH1		PRS Channel 1 selected
	2	PRSCH2		PRS Channel 2 selected
	3	PRSCH3		PRS Channel 3 selected
	4	PRSCH4		PRS Channel 4 selected
	5	PRSCH5		PRS Channel 5 selected
	6	PRSCH6		PRS Channel 6 selected
	7	PRSCH7		PRS Channel 7 selected
	8	PRSCH8		PRS Channel 8 selected
	9	PRSCH9		PRS Channel 9 selected
	10	PRSCH10		PRS Channel 10 selected
	11	PRSCH11		PRS Channel 11 selected
0	SEVONPRS	0	RW	Set Event on PRS
	When set, an event	is generated to th	ne CPU wh	en the PRS channel selected by SEVONPRSSEL is high

## 15.5.8 PRS\_DMAREQ0 - DMA Request 0 Register

0554															D	4.5	!4															
Offset				<u> </u>				l I	T .			1		T			ositi	1		<u> </u>	T			T		T	1		1	T		F
0x034	3	S S	29	28	27	26	25	24	23	22	2	20	19	8	17	16	15	4	13	12	7	9	တ	∞		9	5	4	က	7	_	c
Reset																									000							
Access																									₽							
Name																									PRSSEL							
Bit	ı	Name	;				Re	set			Ac	ces	s	Des	crip	tio	n															
31:10	ŀ	Resei	ved	,			To tio		ure	com	pati	bility	/ Wi	th fu	ture	de	evice	s, al	way	/S W	rite l	oits t	o 0.	Мс	ore ii	nfori	natio	on in	1.2	? Co	nve	n-
9:6	F	PRSS	EL				0x0	0			RW	/		DM	A Re	equ	ıest	0 PF	RS (	Cha	nne	Sel	ect									
	5	Selec	ts P	RS (	chan	nel 1	for E	MA	req	uest	0 fr	om	the	PRS	S (P	RS	REQ	0).														
	١	/alue					Мс	de						Des	crip	tior	1															
	(	)					PR	SCI	Н0					PRS	S Ch	anı	nel 0	sele	ecte	d												
	•						PR	SCI	H1					PRS	S Ch	anı	nel 1	sele	ecte	ed												
	2	2					PR	SCI	H2					PRS	S Ch	anı	nel 2	sele	ecte	d												
	3	3					PR	SCI	Н3					PRS	S Ch	anı	nel 3	sele	ecte	ed												
	4	ļ					PR	SCI	H4					PRS	S Ch	anı	nel 4	sele	ecte	ed												
	5	5					PR	SCI	H5					PRS	S Ch	anı	nel 5	sele	ecte	d												
	6	3					PR	SCI	H6					PRS	S Ch	anı	nel 6	sele	ecte	ed												
	7	7					PR	SCI	H7					PRS	S Ch	anı	nel 7	sele	ecte	ed												
	8	3					PR	SCI	H8					PRS	S Ch	anı	nel 8	sele	ecte	ed												
	ç	)					PR	SCI	Н9					PRS	S Ch	anı	nel 9	sele	ecte	ed												
	-	10					PR	SCI	H10					PRS	S Ch	anı	nel 1	0 se	lec	ted												
	•	11					PR	SCI	H11					PRS	S Ch	anı	nel 1	1 se	lect	ed												
5:0	ŀ	Resei	ved	,			То	ens	ure	com	pati	bility	/ Wi	th fu	ture	de	vice	s, al	way	s W	rite l	oits t	o 0.	Мс	ore ii	nfori	natio	on in	1.2	? Co	nve	n-

tions

# 15.5.9 PRS\_DMAREQ1 - DMA Request 1 Register

15.5.9 F								1																								
Offset				T	T	T				T	ı	ı	ı		Bi	it Pos	sitio	n	T		ı	1	T							T		
0x038	3	30	53	78	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	/	ဖ	2	4	က	7	-	
Reset																								(	0 0 0							
Access																								i	<u>₹</u>							
																								į	Щ П							
Name																								1	PRSSEL							
Bit	Nam	ne					Re	eset			Ac	ces	s	Des	crip	tion																
31:10	Res		ed				Тс			com						devi	ces,	alv	vays	s wr	ite Ł	its t	o 0.	Мо	re ir	forn	natio	on in	1.2	. Coi	nvei	า-
9:6	PRS	SE	L				0x	κ0			RW	/		DMA	A Re	eque	st 1	PR	S C	har	nel	Sel	ect									
	Sele	cts	PR	S c	hanı	nel f	for I	DMA	req	uesi	t 1 fr	om	the	PRS	S (P	RSRI	EQ1	).														
	Valu	е					М	ode						Des	cript	tion																
	0						PF	RSC	H0					PRS	3 Ch	anne	l 0 s	sele	ected	t												
	1						PF	RSC	H1					PRS	S Ch	anne	11 s	sele	ected	t												
	2						PF	RSC	H2					PRS	S Ch	anne	12 s	sele	cte	t												
	3						PF	RSC	НЗ					PRS	S Ch	anne	l 3 s	sele	ecte	t												
	4						PF	RSC	H4					PRS	S Ch	anne	14 s	sele	ected	t												
	5						PF	RSC	H5					PRS	S Ch	anne	l 5 s	sele	cte	t												
	6						PF	RSC	H6					PRS	S Ch	anne	l 6 s	sele	ected	t												
	7						PF	RSC	H7					PRS	S Ch	anne	l 7 s	sele	ected	t												
	8						PF	RSC	H8					PRS	S Ch	anne	l 8 s	sele	cte	t												
	9						PF	RSC	H9					PRS	S Ch	anne	l 9 s	sele	ected	t												
	10						PF	RSC	H10					PRS	S Ch	anne	l 10	se	lecte	ed												
	11						PF	RSC	H11					PRS	S Ch	anne	l 11	sel	ecte	ed												
5:0	Res	erv	ed				To	ens	sure	com	pati	bility	/ Wi	th fu	ture	devi	ces,	alv	vays	s wr	ite b	its t	o 0.	Мо	re ir	forn	natio	on in	1.2	. Coi	nvei	n-

tions

# 15.5.10 PRS\_PEEK - PRS Channel Values

Offset															Ві	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•						•			•			•			•	0	0	0	0	0	0	0	0	0	0	0	0
Access																					2	22	R	22	2	22	2	R	22	R	2	<u>~</u>
Name																					CH11VAL	CH10VAL	CH9VAL	CH8VAL	CH7VAL	CH6VAL	CH5VAL	CH4VAL	CH3VAL	CH2VAL	CH1VAL	CH0VAL

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CH11VAL	0	R	Channel 11 Current Value
	See bit 0.			
10	CH10VAL	0	R	Channel 10 Current Value
	See bit 0.			
9	CH9VAL	0	R	Channel 9 Current Value
	See bit 0.			
8	CH8VAL	0	R	Channel 8 Current Value
	See bit 0.			
7	CH7VAL	0	R	Channel 7 Current Value
	See bit 0.			
6	CH6VAL	0	R	Channel 6 Current Value
	See bit 0.			
5	CH5VAL	0	R	Channel 5 Current Value
	See bit 0.			
4	CH4VAL	0	R	Channel 4 Current Value
	See bit 0.			
3	CH3VAL	0	R	Channel 3 Current Value
	See bit 0.			
2	CH2VAL	0	R	Channel 2 Current Value
	See bit 0.			
1	CH1VAL	0	R	Channel 1 Current Value
	See bit 0.			
0	CH0VAL	0	R	Channel 0 Current Value
				alue of channel 0. Any enabled edge detection will not be visible. This value C = 1, no value is returned

# 15.5.11 PRS\_CHx\_CTRL - Channel Control Register

Name         ASYNC         RW         ORDNEXT         RW         ORDNEXT <t< th=""><th>Offset</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Bi</th><th>t Po</th><th>sitio</th><th>on</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	Offset															Bi	t Po	sitio	on														
Access A A A A A A A A A A A A A A A A A A	0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
X   X   X   X   X   X   X   X   X   X	Reset		0		0	0	0	0				2	OXO									00x0										0x0	
ASYNC ANDNEXT ORPREV INV STRETCH SOURCESEL SIGSEL	Access		Ŋ.		₩ M	% M	Z.	% M				2	<u>}</u>									Σ ≪										Z ≷	
	Name		ASYNC		ANDNEXT	ORPREV	<u>&gt;N</u>	STRETCH				i ad	EDSEL									SOURCESEL										SIGSEL	

		Z S		S
Bit	Name	Reset	Access	Description
31	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conve
30	ASYNC	0	RW	Asynchronous Reflex
	Set to enable asyn	chronous mode o	of this reflex	signal
29	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conve
28	ANDNEXT	0	RW	And Next
	If set, channel outp	out is AND'ed with	the next ch	nannel output
27	ORPREV	0	RW	Or Previous
	If set, channel outp	out is OR'ed with t	the previous	s channel output
26	INV	0	RW	Invert Channel
	If set, channel outp	out is inverted		
25	STRETCH	0	RW	Stretch Channel Output
	If set, stretches cha	annel output to er	nsure that th	ne target clock domain sees it.
24:22	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conve
21:20	EDSEL	0x0	RW	Edge Detect Select
	Select edge detect	ion.		
	Value	Mode		Description
	0	OFF		Signal is left as it is
	1	POSEDGE		A one HFCLK cycle pulse is generated for every positive edge of the incoming signal
	2	NEGEDGE		A one HFCLK clock cycle pulse is generated for every negative edge the incoming signal
	3	BOTHEDGE	S	A one HFCLK clock cycle pulse is generated for every edge of the incoming signal
19:15	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conve

	Name	Reset	Access	Description
14:8	SOURCESEL	0x00	RW	Source Select
	Select input source to	PRS channel.		
	Value	Mode		Description
	0b0000000	NONE		No source selected
	0b0000001	PRSL		Peripheral Reflex System
	0b0000010	PRSH		Peripheral Reflex System
	0b0000011	ACMP0		Analog Comparator 0
	0b0000100	ACMP1		Analog Comparator 1
	0b0000101	ADC0		Analog to Digital Converter 0
	0b0000111	LESENSEL		Low Energy Sensor Interface
	0b0001000	LESENSEH		Low Energy Sensor Interface
	0b0001001	LESENSED		Low Energy Sensor Interface
	0b0001010	LESENSE		Low Energy Sensor Interface
	0b0001011	RTCC		Real-Time Counter and Calendar
	0b0001100	GPIOL		General purpose Input/Output
	0b0001101	GPIOH		General purpose Input/Output
	0b0001110	LETIMER0		Low Energy Timer 0
	0b0001111	PCNT0		Pulse Counter 0
	0b0010000	PCNT1		Pulse Counter 1
	0b0010001	PCNT2		Pulse Counter 2
	0b0010010	CMU		Clock Management Unit
	0b0011000	VDAC0		Digital to Analog Converter 0
	0b0011010	CRYOTIMER		CryoTimer
	0b0110000	USART0		Universal Synchronous/Asynchronous Receiver/Transmitter 0
	0b0110001	USART1		Universal Synchronous/Asynchronous Receiver/Transmitter 1
	0b0110010	USART2		Universal Synchronous/Asynchronous Receiver/Transmitter 2
	0b0110011	USART3		Universal Synchronous/Asynchronous Receiver/Transmitter 3
	0b0111100	TIMER0		Timer 0
	0b0111101	TIMER1		Timer 1
	0b0111110	WTIMER0		Wide Timer 0
	0b0111111	WTIMER1		Wide Timer 1
	0b1000011	CM4		
7:3	Reserved	To ensure com	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
2:0	SIGSEL	0x0	RW	Signal Select
	Select signal input to I	PRS channel. Se	elected sig	nal depends on SOURCESEL as indicated.

Name	Reset Access	Description
Value	Mode	Description
SOURCESEL =	0b000000	(NONE)
0bxxx	OFF	Channel input selection is turned off
SOURCESEL =	0b0000001	(PRSL)
0b000	PRSCH0	PRS channel 0 PRSCH0 (Asynchronous)
0b001	PRSCH1	PRS channel 1 PRSCH1 (Asynchronous)
0b010	PRSCH2	PRS channel 2 PRSCH2 (Asynchronous)
0b011	PRSCH3	PRS channel 3 PRSCH3 (Asynchronous)
0b100	PRSCH4	PRS channel 4 PRSCH4 (Asynchronous)
0b101	PRSCH5	PRS channel 5 PRSCH5 (Asynchronous)
0b110	PRSCH6	PRS channel 6 PRSCH6 (Asynchronous)
0b111	PRSCH7	PRS channel 7 PRSCH7 (Asynchronous)
SOURCESEL =	0b0000010	(PRSH)
0b000	PRSCH8	PRS channel 8 PRSCH8 (Asynchronous)
0b001	PRSCH9	PRS channel 9 PRSCH9 (Asynchronous)
0b010	PRSCH10	PRS channel 10 PRSCH10 (Asynchronous)
0b011	PRSCH11	PRS channel 11 PRSCH11 (Asynchronous)
SOURCESEL =	0b0000011	(ACMP0)
0b000	ACMP0OUT	Analog comparator output ACMP0OUT (Asynchronous)
SOURCESEL =	0b0000100	(ACMP1)
0b000	ACMP1OUT	Analog comparator output ACMP1OUT (Asynchronous)
SOURCESEL =	0b0000101	(ADC0)
0b000	ADC0SINGLE	ADC single conversion done ADC0SINGLE (Asynchronous)
0b001	ADC0SCAN	ADC scan conversion done ADC0SCAN (Asynchronous)
SOURCESEL =	0b0000111	(LESENSEL)
0b000	LESENSESCANRES0	LESENSE SCANRES register, bit 0 LESENSESCANRES0 (Asynnous)
0b001	LESENSESCANRES1	LESENSE SCANRES register, bit 1 LESENSESCANRES1 (Asynnous)
0b010	LESENSESCANRES2	LESENSE SCANRES register, bit 2 LESENSESCANRES2 (Asynnous)
0b011	LESENSESCANRES3	LESENSE SCANRES register, bit 3 LESENSESCANRES3 (Asynnous)
0b100	LESENSESCANRES4	LESENSE SCANRES register, bit 4 LESENSESCANRES4 (Asynnous)
0b101	LESENSESCANRES5	LESENSE SCANRES register, bit 5 LESENSESCANRES5 (Asynnous)
0b110	LESENSESCANRES6	LESENSE SCANRES register, bit 6 LESENSESCANRES6 (Asyrnous)

Name	Reset Access	Description
0b111	LESENSESCANRES7	LESENSE SCANRES register, bit 7 LESENSESCANRES7 (Asynchrous)
SOURCESEL =	0b0001000	(LESENSEH)
0b000	LESENSESCANRES8	LESENSE SCANRES register, bit 8 LESENSESCANRES8 (Asynchrous)
0b001	LESENSESCANRES9	LESENSE SCANRES register, bit 9 LESENSESCANRES9 (Asynchnous)
0b010	LESENSESCANRES10	LESENSE SCANRES register, bit 10 LESENSESCANRES10 (Asynchronous)
0b011	LESENSESCANRES11	LESENSE SCANRES register, bit 11 LESENSESCANRES11 (Asynchronous)
0b100	LESENSESCANRES12	LESENSE SCANRES register, bit 12 LESENSESCANRES12 (Asynchronous)
0b101	LESENSESCANRES13	LESENSE SCANRES register, bit 13 LESENSESCANRES13 (Asynchronous)
0b110	LESENSESCANRES14	LESENSE SCANRES register, bit 14 LESENSESCANRES14 (Asynchronous)
0b111	LESENSESCANRES15	LESENSE SCANRES register, bit 15 LESENSESCANRES15 (Asynchronous)
SOURCESEL =	0b0001001	(LESENSED)
0b000	LESENSEDEC0	LESENSE Decoder PRS out 0 LESENSEDEC0 (Asynchronous)
0b001	LESENSEDEC1	LESENSE Decoder PRS out 1 LESENSEDEC1 (Asynchronous)
0b010	LESENSEDEC2	LESENSE Decoder PRS out 2 LESENSEDEC2 (Asynchronous)
0b011	LESENSEDECCMP	LESENSE Decoder PRS compare value match channel LESENSE-DECCMP (Asynchronous)
SOURCESEL =	0b0001010	(LESENSE)
0b000	LESENSEMEASACT	LESENSE Measurement active LESENSEMEASACT (Asynchronous
SOURCESEL =	0b0001011	(RTCC)
0b001	RTCCCCV0	RTCC Compare 0 RTCCCCV0 (Asynchronous)
0b010	RTCCCCV1	RTCC Compare 1 RTCCCCV1 (Asynchronous)
0b011	RTCCCCV2	RTCC Compare 2 RTCCCCV2 (Asynchronous)
SOURCESEL =	0b0001100	(GPIOL)
0b000	GPIOPIN0	GPIO pin 0 GPIOPIN0 (Asynchronous)
0b001	GPIOPIN1	GPIO pin 1 GPIOPIN1 (Asynchronous)
0b010	GPIOPIN2	GPIO pin 2 GPIOPIN2 (Asynchronous)
0b011	GPIOPIN3	GPIO pin 3 GPIOPIN3 (Asynchronous)
0b100	GPIOPIN4	GPIO pin 4 GPIOPIN4 (Asynchronous)
0b101	GPIOPIN5	GPIO pin 5 GPIOPIN5 (Asynchronous)
	GPIOPIN6	GPIO pin 6 GPIOPIN6 (Asynchronous)
0b110		


Name	Reset Access	Description
0b000	GPIOPIN8	GPIO pin 8 GPIOPIN8 (Asynchronous)
0b001	GPIOPIN9	GPIO pin 9 GPIOPIN9 (Asynchronous)
0b010	GPIOPIN10	GPIO pin 10 GPIOPIN10 (Asynchronous)
0b011	GPIOPIN11	GPIO pin 11 GPIOPIN11 (Asynchronous)
0b100	GPIOPIN12	GPIO pin 12 GPIOPIN12 (Asynchronous)
0b101	GPIOPIN13	GPIO pin 13 GPIOPIN13 (Asynchronous)
0b110	GPIOPIN14	GPIO pin 14 GPIOPIN14 (Asynchronous)
0b111	GPIOPIN15	GPIO pin 15 GPIOPIN15 (Asynchronous)
SOURCESEL =	0b0001110	(LETIMER0)
0b000	LETIMER0CH0	LETIMER CH0 Out LETIMER0CH0 (Asynchronous)
0b001	LETIMER0CH1	LETIMER CH1 Out LETIMER0CH1 (Asynchronous)
SOURCESEL =	0b0001111	(PCNT0)
0b000	PCNT0TCC	PCNT0 Triggered compare match PCNT0TCC (Asynchronous)
0b001	PCNT0UFOF	PCNT0 Counter overflow or underflow PCNT0UFOF (Asynchronous
0b010	PCNT0DIR	PCNT0 Counter direction PCNT0DIR (Asynchronous)
SOURCESEL =	0b0010000	(PCNT1)
0b000	PCNT1TCC	PCNT1 Triggered compare match PCNT1TCC (Asynchronous)
0b001	PCNT1UFOF	PCNT1 Counter overflow or underflow PCNT1UFOF (Asynchronous
0b010	PCNT1DIR	PCNT1 Counter direction PCNT1DIR (Asynchronous)
SOURCESEL =	0b0010001	(PCNT2)
0b000	PCNT2TCC	PCNT2 Triggered compare match PCNT2TCC (Asynchronous)
0b001	PCNT2UFOF	PCNT2 Counter overflow or underflow PCNT2UFOF (Asynchronous
0b010	PCNT2DIR	PCNT2 Counter direction PCNT2DIR (Asynchronous)
SOURCESEL =	0b0010010	(CMU)
0b000	CMUCLKOUT0	Clock Output 0 CMUCLKOUT0 (Asynchronous)
0b001	CMUCLKOUT1	Clock Output 1 CMUCLKOUT1 (Asynchronous)
SOURCESEL =	0b0011000	(VDAC0)
0b000	VDAC0CH0	DAC ch0 conversion done VDAC0CH0
0b001	VDAC0CH1	DAC ch1 conversion done VDAC0CH1
0b010	VDAC0OPA0	OPA0 warmedup or outputvalid based on OPA0PRSOUTMODE mo in OPACTRL. VDAC0OPA0 (Asynchronous)
0b011	VDAC0OPA1	OPA1 warmedup or outputvalid based on OPA1PRSOUTMODE mo in OPACTRL. VDAC0OPA1 (Asynchronous)
0b100	VDAC0OPA2	OPA2 warmedup or outputvalid based on OPA2PRSOUTMODE mo in OPACTRL. VDAC0OPA2 (Asynchronous)
SOURCESEL =	0b0011010	(CRYOTIMER)
0b000	CRYOTIMERPERIOD	CRYOTIMER Output CRYOTIMERPERIOD (Asynchronous)
SOURCESEL =	0b0110000	(USART0)

0b000         USART0IRTX         USART 0 IRDA out USART0IRTX           0b001         USART0TXC         USART 0 TX complete USART0TXC           0b010         USART0RXDATAV         USART 0 RX Data Valid USART0RXDATAV           0b011         USART0RTS         USART 0 RTS USART0RTS           0b101         USART0TX         USART 0 TX USART0TX           0b110         USART0CS         USART 0 CS USART0CS           SOURCESEL =         0b0110001         (USART1)           0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b101         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 RDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b101         USART2TX         USART 2 TX USART2CS           SOURCESEL =         0b0110011         (USART3)           0b010 <th></th>	
0b010         USARTORXDATAV         USART 0 RX Data Valid USARTORXDATAV           0b011         USARTORTS         USART 0 RTS USARTORTS           0b101         USARTOTX         USART 0 TX USARTOTX           0b110         USARTOCS         USART 0 CS USARTOCS           SOURCESEL =         0b0110001         (USART1)           0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1TTS           0b101         USART1TX         USART 1 TX USART1TX           0b101         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b010         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2TX         USART 2 TX USART2TX           0b101         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 RX Data Valid USART3RXDATAV           0b011	
0b011         USART0RTS         USART 0 RTS USART0RTS           0b101         USART0TX         USART 0 TX USART0TX           0b110         USART0CS         USART 0 CS USART0CS           SOURCESEL =         0b0110001         (USART1)           0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3TXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011	
0b101         USART0TX         USART 0 TX USART0TX           0b110         USART0CS         USART 0 CS USART0CS           SOURCESEL =         0b0110001         (USART1)           0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b111         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX Complete USART3TXC           0b010         USART3TXDATAV         USART 3 RX Data Valid USART3RXDATAV	
0b110         USART0CS         USART 0 CS USART0CS           SOURCESEL =         0b0110001         (USART1)           0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b01         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2TX         USART 2 TX USART2TX           0b101         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
SOURCESEL =         0b0110001         (USART1)           0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2TXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2TX         USART 2 RTS USART2RTS           0b101         USART2CS         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b001         USART1TXC         USART 1 TX complete USART1TXC           0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b010         USART1RXDATAV         USART 1 RX Data Valid USART1RXDATAV           0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b011         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b010         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b011         USART1RTS         USART 1 RTS USART1RTS           0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b010         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b101         USART1TX         USART 1 TX USART1TX           0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b010         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b110         USART1CS         USART 1 CS USART1CS           SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
SOURCESEL =         0b0110010         (USART2)           0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b000         USART2IRTX         USART 2 IRDA out USART2IRTX (Asynchronous)           0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b010         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b001         USART2TXC         USART 2 TX complete USART2TXC           0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b010         USART2RXDATAV         USART 2 RX Data Valid USART2RXDATAV           0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b011         USART2RTS         USART 2 RTS USART2RTS           0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b101         USART2TX         USART 2 TX USART2TX           0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
0b110         USART2CS         USART 2 CS USART2CS           SOURCESEL =         0b0110011         (USART3)           0b001         USART3TXC         USART 3 TX complete USART3TXC           0b010         USART3RXDATAV         USART 3 RX Data Valid USART3RXDATAV           0b011         USART3RTS         USART 3 RTS USART3RTS	
SOURCESEL = 0b0110011 (USART3)  0b001 USART3TXC USART 3 TX complete USART3TXC  0b010 USART3RXDATAV USART 3 RX Data Valid USART3RXDATAV  0b011 USART3RTS USART3RTS	
0b001 USART3TXC USART 3 TX complete USART3TXC 0b010 USART3RXDATAV USART 3 RX Data Valid USART3RXDATAV 0b011 USART3RTS USART3RTS	
0b010 USART3RXDATAV USART 3 RX Data Valid USART3RXDATAV 0b011 USART3RTS USART3RTS	
0b011 USART3RTS USART3RTS	
0b101 USART3TX USART3TX	
0b110 USART3CS USART3CS	
SOURCESEL = 0b0111100 (TIMER0)	
0b000 TIMER0UF Timer 0 Underflow TIMER0UF	
0b001 TIMER0OF Timer 0 Overflow TIMER0OF	
0b010 TIMER0CC0 Timer 0 Compare/Capture 0 TIMER0CC0	
0b011 TIMER0CC1 Timer 0 Compare/Capture 1 TIMER0CC1	
0b100 TIMER0CC2 Timer 0 Compare/Capture 2 TIMER0CC2	
SOURCESEL = 0b0111101 (TIMER1)	
0b000 TIMER1UF Timer 1 Underflow TIMER1UF	
0b001 TIMER10F Timer 1 Overflow TIMER10F	
0b010 TIMER1CC0 Timer 1 Compare/Capture 0 TIMER1CC0	
0b011 TIMER1CC1 Timer 1 Compare/Capture 1 TIMER1CC1	
0b100 TIMER1CC2 Timer 1 Compare/Capture 2 TIMER1CC2	

Bit	Name	Reset A	ccess	Description
	0b101	TIMER1CC3		Timer 1 Compare/Capture 3 TIMER1CC3
	SOURCESEL =	0b0111110		(WTIMER0)
	0b000	WTIMER0UF		Timer 2 Underflow WTIMER0UF
	0b001	WTIMER0OF		Timer 2 Overflow WTIMER0OF
	0b010	WTIMER0CC0		Timer 2 Compare/Capture 0 WTIMER0CC0
	0b011	WTIMER0CC1		Timer 2 Compare/Capture 1 WTIMER0CC1
	0b100	WTIMER0CC2		Timer 2 Compare/Capture 2 WTIMER0CC2
	SOURCESEL =	0b0111111		(WTIMER1)
	0b000	WTIMER1UF		Timer 3 Underflow WTIMER1UF
	0b001	WTIMER10F		Timer 3 Overflow WTIMER10F
	0b010	WTIMER1CC0		Timer 3 Compare/Capture 0 WTIMER1CC0
	0b011	WTIMER1CC1		Timer 3 Compare/Capture 1 WTIMER1CC1
	0b100	WTIMER1CC2		Timer 3 Compare/Capture 2 WTIMER1CC2
	0b101	WTIMER1CC3		Timer 3 Compare/Capture 3 WTIMER1CC3
	SOURCESEL =	0b1000011		(CM4)
	0b000	CM4TXEV		CM4TXEV
	0b001	CM4ICACHEPCI SOF	HIT-	CM4ICACHEPCHITSOF
	0b010	CM4ICACHEPCI SOF	MISSE-	CM4ICACHEPCMISSESOF

## 16. PCNT - Pulse Counter





### **Quick Facts**

### What?

The Pulse Counter (PCNT) decodes incoming pulses. The module has a quadrature mode which may be used to decode the speed and direction of a mechanical shaft. PCNT can operate in EM0 Active down to EM3 Stop.

### Why?

The PCNT generates an interrupt after a specific number of pulses (or rotations), eliminating the need for timing- or I/O interrupts and CPU processing to measure pulse widths, etc.

#### How?

PCNT uses the LFACLK or may be externally clocked from a pin. The module incorporates an 16-bit up/down-counter to keep track of incoming pulses or rotations.

## 16.1 Introduction

The Pulse Counter (PCNT) can be used for counting incoming pulses on a single input or to decode quadrature encoded inputs in EM0 Active down to EM3 Stop. It can run from the internal LFACLK while counting pulses on the PCNTn\_S0IN pin. Or, alternately, the PCNTn S0IN pin may be used as an external clock source that runs both the PCNT counter and register access.

## 16.2 Features

- · 16-bit counter with reload register
- · Auxiliary counter for counting a single direction
- · Single input oversampling up/down counter mode
- Externally clocked single input pulse up/down counter mode
- · Quadrature decoder modes
  - Externally clocked quadrature decoder 1X mode
  - · Oversampling quadrature decoder 1X, 2X and 4X modes
- · Interrupt on counter underflow and overflow
- · Interrupt when a direction change is detected (quadrature decoder mode only)
- · Optional pulse width filter
- · Optional input inversion/edge detect select
- · Optional inputs from PRS
- · Asynchronously triggered compare and clear

### 16.3 Functional Description

An overview of the PCNT module is shown in Figure 16.1 PCNT Overview on page 467.




Figure 16.1. PCNT Overview

### 16.3.1 Pulse Counter Modes

The pulse counter can operate in single input oversampling mode (OVSSINGLE), externally clocked single input counter mode (EXTCLKSINGLE), externally clocked quadrature decoder mode (EXTCLKQUAD) and oversampling quadrature decoder modes(OVSQUAD1X, OVSQUAD2X and OVSQUAD4X). The following sections describe operation of each of these modes and how they are enabled. Input timing constraints are described in 16.3.6 Clock Sources and 16.3.7 Input Filter.

## 16.3.1.1 Single Input Oversampling Mode

This mode is enabled by writing OVSSINGLE to the MODE field in the PCNTn\_CTRL register and disabled by writing DISABLE to the same field. The LFACLK clock source to the pulse counter is configured by clearing PCNT0CLKSEL in the CMU\_PCNTCTRL in the Clock Management Unit (CMU) 11.5.43 CMU PCNTCTRL - PCNT Control Register.

The optional pulse width filter is enabled by setting the FILT bit in the PCNTn\_CTRL register. Additionally, the PCNTn\_S0IN input may be inverted, so that falling edges are counted, by setting the EDGE bit in the PCNTn\_CTRL register.

If S1CDIR in the PCNTn\_CTRL register is cleared, PCNTn\_S0IN is the only observed input in this mode. The PCNTn\_S0IN input is sampled by the LFACLK and the number of detected positive or negative edges on PCNTn\_S0IN appears in PCNTn\_CNT. The counter may be configured to count down by setting the CNTDIR bit in PCNTn\_CTRL. Default is to count up.

The counting direction can also be controlled externally in this mode by setting S1CDIR. This will make the input value on PCNTn\_S1IN decide the direction counted on a PCNTn\_S0IN edge. If PCNTn\_S1IN is high, the count is done according to CNTDIR in PCNTn\_CTRL. If low, the count direction is opposite.

### 16.3.1.2 Externally Clocked Single Input Counter Mode

This mode is enabled by writing EXTCLKSINGLE to the MODE field in the PCNTn\_CTRL register and disabled by writing DISABLE to the same field. The external pin clock source is configured by setting PCNT0CLKSEL in the CMU\_PCNTCTRL register (11. CMU - Clock Management Unit ).

Positive edges on PCNTn\_S0IN are used to clock the counter. Similar to the oversampled mode, PCNTn\_S1IN is used to determine the count direction if S1CDIR is set. If not, CNTDIR in PCNTn CTRL solely defines count direction.

The digital pulse width filter is not available in this mode. The analog de-glitch filter in the GPIO pads is capable of removing some unwanted noise. However, this mode may be susceptible to spikes and unintended pulses from devices such as mechanical switches, and is therefore most suited to take input from electronic sensors etc. that generate single wire pulses.

## 16.3.1.3 Quadrature Decoder Modes

Two different types of quadrature decoding is supported in the pulse counter: the externally clocked (Asynchronous) quadrature decoding and the oversampling (Synchronous) quadrature decoding. The externally clocked mode supports 1X quadrature decoding whereas the oversampling mode supports 1X, 2X and 4X quadrature decoding. These modes are described in detail in 16.3.1.4 Externally Clocked Quadrature Decoder Mode and 16.3.1.5 Oversampling Quadrature Decoder Mode.

## 16.3.1.4 Externally Clocked Quadrature Decoder Mode

This mode is enabled by writing EXTCLKQUAD to the MODE field in PCNTn\_CTRL and disabled by writing DISABLE to the same field. The external pin clock source is configured by setting PCNT0CLKSEL in the CMU\_PCNTCTRL register (11. CMU - Clock Management Unit).

In this mode, both edges on PCNTn\_S0IN pin are used to sample PCNTn\_S1IN pin, in order to decode the quadrature code. A quadrature coded signal contains information about the relative speed and direction of a rotating shaft as illustrated by Figure 16.2 PCNT Quadrature Coding on page 469, hence the direction of the counter register PCNTn\_CNT is controlled automatically.




Figure 16.2. PCNT Quadrature Coding

If PCNTn\_S0IN leads PCNTn\_S1IN in phase, the direction is clockwise, and if it lags in phase the direction is counter-clockwise. Default behavior is illustrated by Figure 16.2 PCNT Quadrature Coding on page 469.

The counter direction may be read from the DIR bit in the PCNTn\_STATUS register. Additionally, the DIRCNG interrupt in the PCNTn\_IF register is generated when a direction change is detected. When a change is detected, the DIR bit in the PCNTn\_STATUS register must be read to determine the current new direction.

### Note:

The sector disc illustrated in the figure may be finer grained in some systems. Typically, they may generate 2-4 PCNTn\_S0IN wave periods per 360° rotation.

The direction of the quadrature code and control of the counter is generated by the simple binary function outlined by Table 16.1 PCNT QUAD Mode Counter Control Function on page 470. Note that this function also filters some invalid inputs that may occur when the shaft changes direction or temporarily toggles direction.

**Table 16.1. PCNT QUAD Mode Counter Control Function** 

Inputs		Control/Status	Control/Status					
S1IN posedge	S1IN negedge	Count Enable	CNTDIR status bit					
0	0	0	0					
0	1	1	0					
1	0	1	1					
1	1	0	0					

## Note:

PCNTn\_S1IN is sampled on both edges of PCNTn\_S0IN.

### 16.3.1.5 Oversampling Quadrature Decoder Mode

There are three Oversampling Quadrature Decoder Modes supported: 1X , 2X and 4X. These modes are enabled by writing OVS-QUAD1X, OVSQUAD2X and OVSQUAD4X, respectively, to the MODE field in PCNTn\_CTRL and disabled by writing DISABLE to the same field. The LFACLK clock source to the pulse counter must be configured by clearing PCNT0CLKSEL in the CMU\_PCNTCTRL in the Clock Management Unit (CMU), 11. CMU - Clock Management Unit .

The optional pulse width filter is enabled by setting the FILT bit in the PCNTn\_CTRL register. The filter applies to both inputs PCNTn\_S0IN and PCNTn\_S1IN. The filter length is configured by FILTLEN in PCNTn\_OVSCFG register.

Based on the modes selected, the decoder updates the counter on different events. In the OVSQUAD1X mode, the counter is updated on the rising edge of the PCNTn\_S0IN input when counting up, and on the negedge of the PCNTn\_S0IN input when counting down. In the OVSQUAD2X mode, the counter is updated on both edges of PCNTn\_S0IN input. In the OVSQUAD4X mode the counter is updated on both edges of both inputs PCNTn\_S0IN and PCNTn\_S1IN. Table 16.2 PCNT OVSQUAD 1X, 2X and 4X Mode Counter Control Function on page 471 outlines the increment or decrement of the counter based on the Quadrature Mode selected.

#### Note:

The decoding behavior of OVSQUAD1X mode is slightly different compared to EXTCLKQUAD mode(also 1X mode). In the EXTCLKQUAD mode, the counter is updated only on the posedge of S0IN input. However, in the OVSQUAD1X mode, the counter is updated on the posedge of S0IN when counting up and on the negedge of S0IN when counting down.

Table 16.2. PCNT OVSQUAD 1X, 2X and 4X Mode Counter Control Function

Direction	Previou	ıs State	Next :	State	0\	/SQUAD MOI	DE
	S1IN	SOIN	S1IN	SOIN	1X	2X	4X
	0	0	0	1	+1	+1	+1
Clockwise	0	1	1	1			+1
Ciockwise	1	1	1	0		+1	+1
	1	0	0	0			+1
	1	0	1	1		-1	-1
Counter Clock-	1	1	0	1			-1
wise	0	1	0	0	-1	-1	-1
	0	0	1	0			-1

Figure 16.3 PCNT State Transitions for Different Oversampling Quadrature Decoder Modes on page 472 illustrates the different states of the quadrature input and the state transitions that updates the counter for the different modes. Each cycle of the input states results in 1 update, 2 updates and 4 updates of the counter for OVSQUAD1X, OVSQUAD2X and OVSQUAD4X modes respectively.




Figure 16.3. PCNT State Transitions for Different Oversampling Quadrature Decoder Modes

The counter direction can be read from the DIR bit in PCNTn\_STATUS register. Additionally, the DIRCNG interrupt in the PCNTn\_IF is generated when the direction change is detected. When a change is detected, the DIR bit in the PCNTn\_STATUS register must be read to determine the new direction.

In the oversampling quadrature decoder modes, the maximum input toggle frequency supported is 8KHz. For frequencies of 8KHz and higher, incorrect decoding occurs. The different decoding modes and the counter updates are further illustrated by Figure 16.4 PCNT Oversampling Quadrature Decoder 1X Mode on page 472, Figure 16.5 PCNT Oversampling Quadrature Decoder 2X Mode on page 473 and Figure 16.6 PCNT Oversampling Quadrature Decoder 4X Mode on page 473.




Figure 16.4. PCNT Oversampling Quadrature Decoder 1X Mode




Figure 16.5. PCNT Oversampling Quadrature Decoder 2X Mode




Figure 16.6. PCNT Oversampling Quadrature Decoder 4X Mode

The above modes, by default are prone to flutter effects in the inputs PCNTn\_S0IN and PCNTn\_S1IN. When this occurs, the counter changes directions rapidly causing DIRCNG interrupts and unnecessarily waking the core. To prevent this, set FLUTTERRM in PCNTn\_OVSCFG register. When enabled, flutter is removed, thus preventing unnecessary wakeup of the core. The flutter removal logic works by preventing update of the counter value if the wheel keeps changing direction as a result of flutter. The counter is only updated if the current and previous state transition of the rotation are in the same direction. These state transitions are quadrature decoder mode specific. The highlighted state transitions in Figure 16.3 PCNT State Transitions for Different Oversampling Quadrature Decoder Modes on page 472 are the ones considered for the different quadrature decoder modes. Figure 16.7 PCNT Oversampling Quadrature Decoder with Flutter Removal on page 473 shows how the counter is updated for the different quadrature decoder modes with flutter removal FLUTTERRM enabled in PCNTn OVSCFG.




Figure 16.7. PCNT Oversampling Quadrature Decoder with Flutter Removal

### 16.3.2 Hysteresis

By default the pulse counter wraps to 0 when passing the configured top value, and wraps to the top value when counting down from 0. On these events, a system will likely want to wake up to store and track the overflow count. This is fine if the pulse counter is tracking a monotonic value or a value that does not change directions frequently. In the latter scenario, if the counter changes directions around the overflow/underflow point, the system will have to wake up frequently to keep track of the rotations, resulting in higher current consumption.

To solve this, the pulse counter has a way of introducing hysteresis to the counter. When HYST in PCNTn\_CTRL is set, the pulse counter will always wrap to TOP/2 on underflows and overflows. This takes the counter away from the area where it might overflow or underflow, removing the problem. Figure 16.8 PCNT Hysteresis behavior of Counter on page 474 illustrates the hysteresis behavior.




Figure 16.8. PCNT Hysteresis behavior of Counter

Given a starting value of 0 for the counter, the absolute count value when hysteresis is enabled can be calculated with the equations Figure 16.9 Absolute Position With Hysteresis and Even TOP Value on page 474 or Figure 16.10 Absolute Position With Hysteresis and Odd TOP Value on page 474, depending on whether the TOP value is even or odd.

$$CNT_{abs} = CNT - UF_{CNT} x (TOP/2+1) + OF_{CNT} x (TOP/2+1)$$

Figure 16.9. Absolute Position With Hysteresis and Even TOP Value

$$CNT_{abs} = CNT - UF_{CNT} x (TOP/2+1) + OF_{CNT} x (TOP/2+2)$$

Figure 16.10. Absolute Position With Hysteresis and Odd TOP Value

## 16.3.3 Auxiliary Counter

To be able to keep explicit track of counting in one direction in addition to the regular counter which counts both up and down, the auxiliary counter can be used. The pulse counter can, for instance, be configured to keep track of the absolute rotation of the wheel, while at the same time the auxiliary counter can keep track of how much the wheel has reversed.

The auxiliary counter is enabled by configuring AUXCNTEV in PCNTn\_CTRL. It will always count up, but it can be configured whether it should count up on up-events, down-events or both, keeping track of rotation either way or general movement. The value of the auxiliary counter can be read from the PCNTn\_AUXCNT register.

Overflows on the auxiliary counter happen when the auxiliary counter passes the top value of the pulse counter, configured in PCNTn\_TOP. In that event, the AUXOF interrupt flag is set, and the auxiliary counter wraps to 0.

As the auxiliary counter, the main counter can be configured to count only on certain events. This is done through CNTEV in PCNTn\_CTRL, and it is possible like for the auxiliary counter, to make the main counter count on only up and down events. The difference between the counters is that where the auxiliary counter will only count up, the main counter will count up or down depending on the direction of the count event.

### 16.3.4 Triggered Compare and Clear

The pulse counter features triggered compare and clear. When enabled, a configurable trigger will induce a comparison between the main counter, PCNTn\_CNT, and the top value, PCNTn\_TOP. After the comparison, the counter is cleared. The trigger for a compare and clear event is configured in the TCCMODE bit-field in PCNTn\_CTRL. There are two options, LFA and PRS. If LFA is selected, the pulse counter will be compared with the top value, and cleared every 2<sup>N</sup> LFA clock cycle (where N is the value of TCCPRESC in PCNTn\_CTRL). If a PRS trigger is selected, the active PRS channel is configured in TCCPRSSEL in PCNTn\_CTRL. The PRS input can be inverted by setting TCCPRSPOL, triggering the compare and clear on the negative edge of the PRS input. The PRS input can also be used as a gate for the pulse counter clock. This is enabled by setting PRSGATEEN in PCNTn\_CTRL.

### Note:

When PRSGATEEN is set, the clock to the entire pulse counter will be gated by the PRS input, meaning that register writes will not take effect while the gated clock is inactive.

Comparison with PCNTn\_TOP can be performed in three ways: range, greater than or equal, and less than or equal. TCCCOMP in PCNTn\_CTRL configures comparison mode. Upon a compare match, the TCC interrupt is set, and the PRS output from the pulse counter is set. The PRS output will remain set until the next compare and clear event. Triggered compare and clear is intended for use when the pulse counter is configured to count up. In this mode, PCNTn\_CNT will not wrap to 0 when hitting PCNTn\_TOP, it will keep counting. In addition, the counter will not overflow, it will rather stop counting, just setting the overflow interrupt flag.

Figure 16.11 PCNT Triggered Compare and Clear on page 476 shows an overview of the control circuitry for triggered compare and clear. The control circuitry includes two positive edge detectors (PED) and glitch filters, used to generate clocks for the pulse counter. The two clock outputs are mutually exclusive: If both edge detectors receive a pulse at the same time, the output pulse from one of them will be postponed until the other edge detectors output pulse has completed.




Figure 16.11. PCNT Triggered Compare and Clear

## Note:

TCCMODE, TCCPRESC, PRSGATEEN, TCCPRSPOL, and TCCPRSSEL in PCNTn\_CTRL should only be altered when RSTEN in PCNTn\_CTRL is set.

### 16.3.5 Register Access

The counter-clock domain may be clocked externally. To update the counter-clock domain registers from software in this mode, 2-3 clock pulses on the external clock are needed to synchronize accesses to the externally clocked domain. Clock source switching is controlled from the registers in the CMU (11. CMU - Clock Management Unit ).

When the RSTEN bit in the PCNTn\_CTRL register is set, the PCNT clock domain is asynchronously held in reset. The reset is synchronously released two PCNT clock edges after the RSTEN bit in the PCNTn\_CTRL register is cleared by software. This asynchronous reset restores the reset values in PCNTn\_TOP, PCNTn\_CNT and other control registers in the PCNT clock domain.

CNTRSTEN works in a similar manner as RSTEN, but only resetting the counter, CNT. Note that the counter is also reset by RSTEN.

AUXCNTRSTEN works in a similar manner as RSTEN, but only resetting the auxiliary counter, PCNTn\_AUXCNT. Note that the auxiliary counter is also reset by RSTEN.

Since this module is a Low Energy Peripheral, and runs off a clock which is asynchronous to the HFCORECLK, special considerations must be taken when accessing registers. Refer to 4.3 Access to Low Energy Peripherals (Asynchronous Registers) for a description on how to perform register accesses to Low Energy Peripherals.

### Note:

PCNTn\_TOP and PCNTn\_CNT are read-only registers. When writing to PCNTn\_TOPB, make sure that the counter value, PCNTn\_CNT, can not exceed the value written to PCNTn\_TOPB within two clock cycles.

#### 16.3.6 Clock Sources

The pulse counter may be clocked from two possible clock sources: LFACLK or an external clock. The clock selection is configured by the PCNT0CLKSEL bit in the CMU\_PCNTCTRL in the Clock Management Unit (CMU), 11. CMU - Clock Management Unit . The default clock source is the LFACLK.

This PCNT module may also use PCNTn\_S0IN as an external clock to clock the counter (EXTCLKSINGLE mode) and to sample PCNTn\_S1IN (EXTCLKQUAD mode). Setup, hold and max frequency constraints for PCNTn\_S0IN and PCNTn\_S1IN for these modes are specified in the device data sheet.

To use this module, the LE interface clock must be enabled in CMU\_HFBUSCLKEN0, in addition to the module clock in CMU\_PCNTCTRL.

### Note:

PCNT Clock Domain Reset, RSTEN, should be set when changing clock source for PCNT. If changing to an external clock source, the clock pin has to be enabled as input prior to de-asserting RSTEN. Changing clock source without asserting RSTEN results in undefined behaviour.

### 16.3.7 Input Filter

An optional pulse width filter is available in OVSSINGLE and OVSQUAD modes, when LFACLK is selected as a clock source for the Pulse Counter in CMU 11. CMU - Clock Management Unit . The filter is enabled by writing 1 to the FILT bit in the PCNTn\_CTRL register. When enabled, the high and low periods of PCNTn\_S0IN and PCNTn\_S1IN must be stable for a programmable number of consecutive clock cycles before the edge is passed to the edge detector. The filter length should be programmed in FILTLEN field of the PCNTn OVSCFG register.

The filter length is given by Figure 16.12 PCNT Input Filter Length Equation on page 477:

Filter length = (FILTLEN + 5) LFACLK cycles

Figure 16.12. PCNT Input Filter Length Equation

The maximum filter length configured is 260 LFACLK cycles.

In EXTCLKSINGLE and EXTCLKQUAD mode, there is no digital pulse width filter available.

### 16.3.8 Edge Polarity

The edge polarity can be set by configuring the EDGE bit in the PCNTn\_CTRL register. When this bit is cleared, the pulse counter counts positive edges of PCNTn\_S0IN input. When this bit is set, the pulse counter counts negative edges in OVSSINGLE mode. Also, when the EDGE bit is set in the OVSSINGLE and EXTCLKSINGLE modes, the PCNTn\_S1IN input is inverted. In OVSQUAD 1X-4X modes the EDGE bit inverts both inputs.

### Note:

The EDGE bit in PCNTn CTRL has no effect in EXTCLKQUAD mode.

### 16.3.9 PRS and PCNTn S0IN,PCNTn S1IN Inputs

It is possible to receive input from PRS on both PCNTn\_S0IN (or PCNTn\_S1IN) by setting S0PRSEN (or S1PRSEN) in PCNTn\_INPUT. The PRS channel used can be selected using S0PRSSEL (or S1PRSSEL) in PCNTn\_INPUT.

In the Oversampling quadrature decoder modes, the input frequency should be less than 8KHz to ensure correct functionality.

PCNT module generates three PRS outputs the TCC PRS output, the CNT OF/UF PRS output and the CNT DIR PRS output. The TCC PRS is generated on compare match of TCC event. The CNT OF/UF combined PRS is generated when the counter overflow or underflows. The CNT DIR PRS is a level PRS and indicates the current direction of count of counter CNT

#### Note

SOPRSEN,S1PRSEN,S0PRSSEL,S1PRSSEL should only be altered when RSTEN in PCNTn CTRL is set.

### 16.3.10 Interrupts

The interrupt generated by PCNT uses the PCNTn\_INT interrupt vector. Software must read the PCNTn\_IF register to determine which module interrupt that generated the vector invocation.

### 16.3.10.1 Underflow and Overflow Interrupts

The underflow interrupt flag (UF) is set when the counter counts down from 0. I.e. when the value of the counter is 0 and a new pulse is received. The PCNTn\_CNT register is loaded with the PCNTn\_TOP value after this event.

The overflow interrupt flag (OF) is set when the counter counts up from the PCNTn\_TOP (reload) value. I.e. if PCNTn\_CNT = PCNTn TOP and a new pulse is received. The PCNTn CNT register is loaded with the value 0 after this event.

## 16.3.10.2 Direction Change Interrupt

The PCNTn\_PCNT module sets the DIRCNG interrupt flag (PCNTn\_IF register) for EXTCLKQUAD and OVSQUAD1X-4X modes when the direction of the quadrature code changes. The behavior of this interrupt in the EXTCLKQUAD mode is illustrated by Figure 16.13 PCNT Direction Change Interrupt (DIRCNG) Generation on page 479.




Figure 16.13. PCNT Direction Change Interrupt (DIRCNG) Generation

### 16.3.11 Cascading Pulse Counters

When two or more Pulse Counters are available, it is possible to cascade them. For example two 16-bit Pulse Counters can be cascaded to form a 32-bit pulse counter. This can be done with the help of the CNT UF/OF PRS and CNT DIR PRS ouputs. The figure Figure 16.14 PCNT Cascading to two 16-bit PCNT to form a 32-bit PCNT on page 480 illustrates this structure.



Figure 16.14. PCNT Cascading to two 16-bit PCNT to form a 32-bit PCNT

For cascading of Pulse Counters to work, the PCNT1 according to the figure Figure 16.14 PCNT Cascading to two 16-bit PCNT to form a 32-bit PCNT on page 480 should be programmed in EXTCLKSINGLE mode and its S0IN and S1IN inputs should be configured to prs\_ufof and prs\_dir of PCNT0 respectively. In addition to this, a strict programming sequence needs to be followed to ensure both PCNTs are in sync with each other.

- Configure PCNT0 registers. eg. PCNT0\_INPUT,PCNT0\_CTRL,PCNT0\_OVSCFG etc.
- · Wait for PCNT0 SYCNBUSY to be cleared to ensure the registers are synchronized to the asynchronous clock domain.
- Hold PCNT0 in sw reset by setting PCNT0\_CTRL\_RSTEN.
- Configure PCNT1\_CTRL to EXTCLKSINLE mode with S1CDIR and CNTDIR bit set. Configure INPUT to accept "prs\_ufof" and
  "prs\_dir" of PCNT0 on S0IN and S1IN respectively.
- Wait for PCNTn\_SYCNBUSY to be cleared to ensure the registers are synchronized to the asynchronous clock domain. Use three PRS\_SWPULSE on the S0IN prs channel to ensure this synchronization.
- Hold PCNT1 in sw reset by setting PCNT1 CTRL RSTEN.
- Clear PCNT1 CTRL RSTEN and synchronize it by asserting two PRS SWPULSE on the S0IN input.
- Finally clear PCNT0\_CTRL\_RSTEN and start counting.

### Note:

When RSTEN in PCNTn\_CTRL is set, the TOP value in the Pulse Counter gets cleared. Therefore, in order to update the TOP value while RSTEN is set, assert TOPBHFEN bit in PCNTn\_CTRL. This will update the TOP value with the TOPB value even without having to synchronize the TOPB value. This only works if TOPBHFEN and TOPB are configured while RSTEN in PCNTn\_CTRL is set.

# 16.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	PCNTn_CTRL	RW	Control Register
0x004	PCNTn_CMD	W1	Command Register
0x008	PCNTn_STATUS	R	Status Register
0x00C	PCNTn_CNT	R	Counter Value Register
0x010	PCNTn_TOP	R	Top Value Register
0x014	PCNTn_TOPB	RW	Top Value Buffer Register
0x018	PCNTn_IF	R	Interrupt Flag Register
0x01C	PCNTn_IFS	W1	Interrupt Flag Set Register
0x020	PCNTn_IFC	(R)W1	Interrupt Flag Clear Register
0x024	PCNTn_IEN	RW	Interrupt Enable Register
0x02C	PCNTn_ROUTELOC0	RW	I/O Routing Location Register
0x040	PCNTn_FREEZE	RW	Freeze Register
0x044	PCNTn_SYNCBUSY	R	Synchronization Busy Register
0x064	PCNTn_AUXCNT	R	Auxiliary Counter Value Register
0x068	PCNTn_INPUT	RW	PCNT Input Register
0x06C	PCNTn_OVSCFG	RW	Oversampling Config Register

# 16.5 Register Description

# 16.5.1 PCNTn\_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	∞	7	9	2	4	က	2	_	0
Reset	0				OXO		0	0	5	OXO		2	2		2	OX O	0	0	0.0	e N	2	OXO	0	0	0	0	0	0	0		0x0	
Access	₽			2	≥ Y		Z.	₹	2	<u>}</u>		<u> </u>	2		2	≥ Ľ	W.	₹	7	≥ Y	20	<u>}</u>	Z M	₩	₽	W.	₽	R.	₹		¥	
Name	TOPBHFSEL				ICCPRSSEL		TCCPRSPOL	PRSGATEEN				TCPBESC	2		TOMODE		EDGE	CNTDIR	Y LINUXII V	AUACINIEV	XHENO		S1CDIR	HYST	DEBUGHALT	AUXCNTRSTEN	CNTRSTEN	RSTEN	FILT		MODE	
Bit	Na	me					Re	set			Ac	cess	s [	Des	crip	tion																

			1 1	
Bit	Name	Reset	Access	Description
31	TOPBHFSEL	0	RW	TOPB High Frequency Value Select
	Apply High frequen	cy value of TOPE	3 to TOP reg	gister. Should be used only when RSTEN in PCNTn_CTRL is set
30	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29:26	TCCPRSSEL	0x0	RW	TCC PRS Channel Select
	Select PRS channe	el used as compa	re and clear	r trigger.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected.
	1	PRSCH1		PRS Channel 1 selected.
	2	PRSCH2		PRS Channel 2 selected.
	3	PRSCH3		PRS Channel 3 selected.
	4	PRSCH4		PRS Channel 4 selected.
	5	PRSCH5		PRS Channel 5 selected.
	6	PRSCH6		PRS Channel 6 selected.
	7	PRSCH7		PRS Channel 7 selected.
	8	PRSCH8		PRS Channel 8 selected.
	9	PRSCH9		PRS Channel 9 selected.
	10	PRSCH10		PRS Channel 10 selected.
	11	PRSCH11		PRS Channel 11 selected.
25	TCCPRSPOL	0	RW	TCC PRS Polarity Select
	Configure which ed	lge on the PRS in	put is used	to trigger a compare and clear event
	Value	Mode		Description
	0	RISING		Rising edge on PRS trigger compare and clear event.
	1	FALLING		Falling edge on PRS trigger compare and clear event.

Bit	Name	Reset	Access	Description
24	PRSGATEEN	0	RW	PRS Gate Enable
	When set, the clock i	nput to the pulse	e counter w	rill be gated when the selected PRS input is the inverse of TCCPRSPOL.
23:22	TCCCOMP	0x0	RW	Triggered Compare and Clear Compare Mode
	Selects the mode for	comparison upo	on a compa	re and clear event.
	Value	Mode		Description
	0	LTOE		Compare match if PCNT_CNT is less than, or equal to PCNT_TOP.
	1	GTOE		Compare match if PCNT_CNT is greater than or equal to PCNT_TOP.
	2	RANGE		Compare match if PCNT_CNT is less than, or equal to PCNT_TOP[15:8]], and greater than, or equal to PCNT_TOP[7:0].
21	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
20:19	TCCPRESC	0x0	RW	Set the LFA Prescaler for Triggered Compare and Clear
	Selects the prescale	value for LFA c	ompare an	d clear events
	Value	Mode		Description
	0	DIV1		Compare and clear event each LFA cycle.
	1	DIV2		Compare and clear performed on every other LFA cycle.
	2	DIV4		Compare and clear performed on every 4th LFA cycle.
	3	DIV8		Compare and clear performed on every 8th LFA cycle.
18	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
17:16	TCCMODE	0x0	RW	Sets the Mode for Triggered Compare and Clear
	Selects whether com	pare and clear s	should be tr	iggered on each LFA clock, or from PRS
	Value	Mode		Description
	0	DISABLED		Triggered compare and clear not enabled.
	1	LFA		Compare and clear performed on each (optionally prescaled) LFA clock cycle.
	2	PRS		Compare and clear performed on positive PRS edges.
15	EDGE	0	RW	Edge Select
				This bit should be written when PCNT is in DISABLE mode, otherwise the DVSSINGLE, EXTCLKSINGLE and OVSQUAD1X-4X modes.
	Value	Mode		Description
	0	POS		Positive edges on the PCNTn_S0IN inputs are counted in OVSSINGLE mode. Does not invert PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes
	1	NEG		Negative edges on the PCNTn_S0IN inputs are counted in OVSSIN-GLE mode. Inverts the PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes

Bit	Name	Reset	Access	Description						
14	CNTDIR	0	RW	Non-Quadrature Mode Counter Direction Control						
	The direction of the TCLKQUAD mode a			DVSSINGLE and EXTCLKSINGLE modes. This bit is ignored in EXally detected.						
	Value	Mode		Description						
	0	UP		Up counter mode.						
	1	DOWN		Down counter mode.						
13:12	AUXCNTEV	0x0	RW	Controls When the Auxiliary Counter Counts						
	Selects whether the	auxiliary counter	responds	to up-count events, down-count events or both						
	Value	Mode		Description						
	0	NONE		Never counts.						
	1	UP		Counts up on up-count events.						
	2	DOWN		Counts up on down-count events.						
	3	ВОТН		Counts up on both up-count and down-count events.						
11:10	CNTEV	0x0	RW	Controls When the Counter Counts						
	Selects whether the regular counter responds to up-count events, down-count events or both									
	Value	Mode		Description						
	0	вотн		Counts up on up-count and down on down-count events.						
	1	UP		Only counts up on up-count events.						
	2	DOWN		Only counts down on down-count events.						
	3	NONE		Never counts.						
9	S1CDIR	0	RW	Count Direction Determined By S1						
				VSSINGLE or EXTCLKSINGLE modes. When S1 is high, the count direc e count direction is the opposite						
3	HYST	0	RW	Enable Hysteresis						
	When hysteresis is e	enabled, the PCN	IT will alwa	ys overflow and underflow to TOP/2.						
7	DEBUGHALT	0	RW	Debug Mode Halt Enable						
	Set to halt the PCNT TCLKQUAD modes,			SSINGLE and OVSQUAD modes. When in EXTCLKSINGLE or EXthe Pulse Counter.						
	Value			Description						
	0			PCNT is running in debug mode.						
	1			PCNT is frozen in debug mode.						
6	AUXCNTRSTEN	0	RW	Enable AUXCNT Reset						
		es after this bit is	s cleared. If	sly held in reset when this bit is set. The reset is synchronously released f an external clock is used, the reset should be performed by setting and bit.						

Bit	Name	Reset	Access	Description
5	CNTRSTEN	0	RW	Enable CNT Reset
	edges after this b	oit is cleared. If a	n external clo	et when this bit is set. The reset is synchronously released two PCNT clock ock is used, the reset should be performed by setting and clearing the bit clears the counter to its reset value
4	RSTEN	0	RW	Enable PCNT Clock Domain Reset
		this bit is cleared	d. If an extern	in reset when this bit is set. The reset is synchronously released two PCNT all clock is used, the reset should be performed by setting and clearing the
3	FILT	0	RW	Enable Digital Pulse Width Filter
	The filter passes			e at least (FILTLEN+5) clock cycles wide. This filter is only available in
	OVSSINGLE, OVS	SQUAD1X-4X mo	odes.	
2:0	OVSSINGLE,OVS MODE	SQUAD1X-4X mo	odes. RW	Mode Select
2:0	MODE	0x0	RW	Mode Select  ng clock source must be selected from the CMU.
2:0	MODE	0x0	RW	
2:0	MODE Selects the mode	0x0 of operation. The	RW	ng clock source must be selected from the CMU.
2:0	MODE Selects the mode Value	0x0 of operation. The Mode	RW e correspondii	ng clock source must be selected from the CMU.  Description
2:0	MODE Selects the mode Value 0	0x0 of operation. The Mode DISABLE	RW e correspondii	ng clock source must be selected from the CMU.  Description  The module is disabled.
2:0	MODE Selects the mode  Value 0 1	0x0 of operation. The Mode DISABLE OVSSINGL	RW e correspondii	ng clock source must be selected from the CMU.  Description  The module is disabled.  Single input LFACLK oversampling mode (available in EM0-EM3).
2:0	MODE Selects the mode  Value  0 1 2	0x0 e of operation. The Mode DISABLE OVSSINGL EXTCLKSI	RW e corresponding LE NGLE JAD	ng clock source must be selected from the CMU.  Description  The module is disabled.  Single input LFACLK oversampling mode (available in EM0-EM3).  Externally clocked single input counter mode (available in EM0-EM3).
2:0	MODE Selects the mode  Value  0 1 2 3	0x0 of operation. The Mode DISABLE OVSSINGL EXTCLKSI EXTCLKQI	RW e corresponding E NGLE JAD	ng clock source must be selected from the CMU.  Description  The module is disabled.  Single input LFACLK oversampling mode (available in EM0-EM3).  Externally clocked single input counter mode (available in EM0-EM3).  Externally clocked quadrature decoder mode (available in EM0-EM3).  LFACLK oversampling quadrature decoder 1X mode (available in EM0-

# 16.5.2 PCNTn\_CMD - Command Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position		
0x004	30 30 30 30 30 30 30 30 30 4 4 4 4 4 4 5 5 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	_	0
Reset		0	0
Access		×	×
Name		LTOPBIM	LCNTIM

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	LTOPBIM	0	W1	Load TOPB Immediately
	This bit has no effect	since TOPB is n	ot buffered	I and it is loaded directly into TOP.
0	LCNTIM	0	W1	Load CNT Immediately
	Load PCNTn_TOP in	to PCNTn_CNT	on the nex	ct counter clock cycle.

# 16.5.3 PCNTn\_STATUS - Status Register

Offset	Bit Position	
0x008	1     1 <th>- 0</th>	- 0
Reset		0
Access		<u>~</u>
Name		DIR

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	DIR	0	R	Current Counter Direction
	Current direction	n status of the coun	nter. This bit is	s valid in EXTCLKQUAD mode only.
	Value	Mode		Description
	0	UP		Up counter mode (clockwise in EXTCLKQUAD mode with the EDGE bit in PCNTn_CTRL set to 0).
	1	DOWN		Down counter mode.

# 16.5.4 PCNTn\_CNT - Counter Value Register

Offset															Bi	t Po	sitio	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	6	5	4	က	2	_	0
Reset																								00000	0000				•			
Access																								۵	_							
Name																								FIZ	_							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CNT	0x0000	R	Counter Value
	Gives read access to	the counter.		

# 16.5.5 PCNTn\_TOP - Top Value Register

Offset															Bi	t Po	sitio	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset																		•	•	•	•			טאט			•					
Access																								۵	۷							
Name																								1 0 1	5							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	TOP	0x00FF	R	Counter Top Value
	When counting down PCNTn_CNT register			PCNTn_CNT when counting past 0. When counting up, 0 is written to the alue.

# 16.5.6 PCNTn\_TOPB - Top Value Buffer Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•																					1	UVO DE E		•	•	•		'		
Access																								Ž.	2							
Name																								TOPR	2							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	ТОРВ	0x00FF	RW	Counter Top Buffer
	Loaded automatically	to TOP when w	ritten.	

## 16.5.7 PCNTn\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset																											0	0	0	0	0	0
Access																											~	22	22	22	~	2
																											ERR			9		
Name																											OQSTE	TCC	AUXOF	RCN	ш	ш
																											Ó	ĭ	∣₹	□	ō	5

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	R	Oversampling Quadrature State Error Interrupt
	Set in the Oversa	mpling Quadratur	e Mode wher	n incorrect state transition occurs
4	TCC	0	R	Triggered Compare Interrupt Read Flag
	Set upon triggere	d compare match		
3	AUXOF	0	R	Auxiliary Overflow Interrupt Read Flag
	Set when an Aux	iliary CNT overflo	w occurs	
2	DIRCNG	0	R	Direction Change Detect Interrupt Flag
	Set when the cou	ınt direction chang	jes. Set in EX	CTCLKQUAD mode only.
1	OF	0	R	Overflow Interrupt Read Flag
	Set when a CNT	overflow occurs		
0	UF	0	R	Underflow Interrupt Read Flag
	Set when a CNT	underflow occurs		

# 16.5.8 PCNTn\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																											0	0	0	0	0	0
Access																											W	W1	W	M1	W	W1
																											ERR		ш	ტ		
Name																											OQSTE	22	AUXOF	IRCN	P.	些
																											0	Ţ	⋖		0	$\supset$

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	W1	Set OQSTERR Interrupt Flag
	Write 1 to set the OQS	STERR interrupt	flag	
4	TCC	0	W1	Set TCC Interrupt Flag
	Write 1 to set the TCC	interrupt flag		
3	AUXOF	0	W1	Set AUXOF Interrupt Flag
	Write 1 to set the AUX	OF interrupt fla	g	
2	DIRCNG	0	W1	Set DIRCNG Interrupt Flag
	Write 1 to set the DIR	CNG interrupt fla	ag	
1	OF	0	W1	Set OF Interrupt Flag
	Write 1 to set the OF	interrupt flag		
0	UF	0	W1	Set UF Interrupt Flag
	Write 1 to set the UF i	interrupt flag		

# 16.5.9 PCNTn\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	0
Reset					'									•	'										'		0	0	0	0	0	0
Access																											(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																											OQSTERR	TCC	AUXOF	DIRCNG	OF	UF

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	(R)W1	Clear OQSTERR Interrupt Flag
	Write 1 to clear the flags (This feature			eading returns the value of the IF and clears the corresponding interrupt ASC.).
4	TCC	0	(R)W1	Clear TCC Interrupt Flag
	Write 1 to clear the feature must be er	•	•	returns the value of the IF and clears the corresponding interrupt flags (This
3	AUXOF	0	(R)W1	Clear AUXOF Interrupt Flag
	Write 1 to clear the (This feature must			ng returns the value of the IF and clears the corresponding interrupt flags .
2	DIRCNG	0	(R)W1	Clear DIRCNG Interrupt Flag
	Write 1 to clear the (This feature must			ding returns the value of the IF and clears the corresponding interrupt flags.
1	OF	0	(R)W1	Clear OF Interrupt Flag
	Write 1 to clear the feature must be er			eturns the value of the IF and clears the corresponding interrupt flags (This
0	UF	0	(R)W1	Clear UF Interrupt Flag
	Write 1 to clear the feature must be er		•	eturns the value of the IF and clears the corresponding interrupt flags (This

# 16.5.10 PCNTn\_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset																					1						0	0	0	0	0	0
Access																											W.	RW	₽	₽	W.	RW
Nama																											ERR		Щ.	9		
Name																											OQST	TCC	AUXO	DIRCI	OF	₽ H

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	RW	OQSTERR Interrupt Enable
	Enable/disable the O	QSTERR interru	pt	
4	TCC	0	RW	TCC Interrupt Enable
	Enable/disable the TO	CC interrupt		
3	AUXOF	0	RW	AUXOF Interrupt Enable
	Enable/disable the AU	JXOF interrupt		
2	DIRCNG	0	RW	DIRCNG Interrupt Enable
	Enable/disable the DI	RCNG interrupt		
1	OF	0	RW	OF Interrupt Enable
	Enable/disable the Of	interrupt		
0	UF	0	RW	UF Interrupt Enable
	Enable/disable the UF	interrupt		

# 16.5.11 PCNTn\_ROUTELOC0 - I/O Routing Location Register

10.5.11	<u> </u>			_			- 1101		, -				9.510		Bit Position																
Offset														В	it F	Posi	tion											,			
0x02C	30	53	28	27	26	25	24	23	22	7	20	9	9	17	4	0 4	4	13	5	7 =====================================	9	(	ာ ထ	^	9	2	4	<sub>დ</sub> ი	1	_	0
Reset																					0x0							0x00			
Access																					<u>8</u>							ZW W			
Name																					S1INLOC							SOINLOC			
Bit	Name					R	eset			Δα	ces	s	Des	crin	tic	on															
31:14	Reserv	/ed						ure	cor								es. al	wav:	's v	vrite	bits	to	0. M	ore ii	nfori	natio	on in	1.2 C	onv	ven	ı —
							ons			- J								,				-									
13:8	S1INLO						x00			R۱			I/O	Loc	ati	on															
	Defines	s the	loca	tio	n of	the	e PC	NT S	S1II	N in	out p	in.																			
	Value					М	ode						Des	crip	tio	n															_
	0					L	OC0						Loca	atior	ո 0	)															_
	1					L	OC1						Loca	atior	า 1																
	2					L	OC2						Loca	atior	າ 2	2															
	3 LOC3 Location 3																														
	4					L	OC4						Loca	atior	า 4	-															
	5					L	OC5						Loca	atior	า 5	5															
	6					L	OC6						Loca	atior	ո 6	6															
	7					L	OC7						Loca	atior	า 7	,															
	8					L	OC8						Loca	atior	า 8	3															
	9					L	OC9						Loca	atior	า 9	)															
	10					L	OC10	)					Loca	atior	า 1	0															
	11					L	OC11						Loca	atior	า 1	1															
	12					L	OC12	2					Loca	atior	า 1	2															
	13					L	OC13	3					Loca	atior	า 1	3															
	14					L	OC14	1					Loca	atior	า 1	4															
	15					L	OC15	5					Loca	atior	า 1	5															
	16					L	OC16	3					Loca	atior	า 1	6															
	17					L	OC17	7					Loca	atior	า 1	7															
	18					L	OC18	3					Loca	atior	on 18																
	19					L	OC19	)					Loca	atior	า 1	9															
	20					L	OC20	)					Loca	atior	ո 2	20															
	21					L	OC21						Loca	atior	ո 2	21															
	22					L	OC22	2					Loca	atior	າ 2	22															

Bit	Name	Reset Access	Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	SOINLOC	0x00 RW	I/O Location
	Defines the loca	tion of the PCNT S0IN input pir	n.
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

# 16.5.12 PCNTn\_FREEZE - Freeze Register

Offset	Bit Position	
0x040	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0
Reset		0
Access		₩ M
Name		REGFREEZE

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	REGFREEZE	0	RW	Register Update Freeze
	When set, the updaters simultaneously		clock domair	n is postponed until this bit is cleared. Use this bit to update several regis-

Value	Mode	Description
0	UPDATE	Each write access to a PCNT register is updated into the Low Frequency domain as soon as possible.
1	FREEZE	The PCNT clock domain is not updated with the new written value.

# 16.5.13 PCNTn\_SYNCBUSY - Synchronization Busy Register

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset						•	•		•				•	•						•					•	•	•	•	0	0	0	0
Access																													22	2	œ	ď
Name																													OVSCFG	TOPB	CMD	CTRL

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	OVSCFG	0	R	OVSCFG Register Busy
	Set when the value w	ritten to OVSCF	G is being	synchronized.
2	ТОРВ	0	R	TOPB Register Busy
	Set when the value w	ritten to TOPB i	s being syr	nchronized.
1	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
0	CTRL	0	R	CTRL Register Busy
	Set when the value w	ritten to CTRL is	s being syn	chronized.

# 16.5.14 PCNTn\_AUXCNT - Auxiliary Counter Value Register

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		'		1			1		1		1	1	1	-				1	ı		•		·		nnnxn			ı	1			
Access																								ב	צ							
Name																								F4 ( )	AUACINI							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	AUXCNT	0x0000	R	Auxiliary Counter Value
	Gives read access to	the auxiliary co	unter.	

# 16.5.15 PCNTn\_INPUT - PCNT Input Register

.0.0.10	r Civili_livi	<u> </u>			pu																								
Offset	Bit Position																												
0x068	30 31	28	27	26	25	24	23	22	21	20	19	18	17	4	15	4	13	12	7	10	6	∞	7	9	2	4	e (	7	- 0
Reset																			0			ć	) N		0			0X0	
Access																			\ N			ř	 }		₩ W			M	
																							1						
Name																			S1PRSEN			7	STPRSSE		SOPRSEN			SOPRSSEL	
Bit	Name				Res	set			Ac	ces	s	Des	crip	otio	on														
31:12	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions													ven-															
11	S1PRSEN	1			0				RV	V		S1I	N PF	RS	Enal	ble													
	When set, the PRS channel is selected as input to S1IN.																												
10	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions																												
9:6	S1PRSSEL 0x0 RW S1IN PRS Channel Select																												
	Select PRS channel as input to S1IN.																												
	Value				Mod	de						Des	crip	tio	n														
	0				PRS	SCF	10					PR	S Ch	nar	nnel 0	sel	ecte	d.											
	1				PRS	SCH	<del>1</del> 1					PR	S Ch	nar	nnel 1	sel	ecte	d.											
	2				PRS	SCF	12					PR	S Ch	nar	nnel 2	sel	ecte	d.											
	3				PRS	SCF	<del>1</del> 3					PR	S Ch	nar	nnel 3	sel	ecte	d.											
	4				PRS	SCF	<del>1</del> 4					PR	S Ch	nar	nnel 4	sel	ecte	d.											
	5				PRS	SCF	<del>1</del> 5					PR	S Ch	nar	nnel 5	sel	ecte	d.											
	6				PRS	SCF	<del>1</del> 6					PR	S Ch	nar	nnel 6	sel	ecte	d.											
	7				PRS	SCF	<del>1</del> 7					PR	S Ch	nar	nnel 7	sel	ecte	d.											
	8				PRS	SCF	18					PR	S Ch	nar	nnel 8	sel	ecte	d.											
	9				PRS	SCF	<del>1</del> 9					PR	S Ch	nar	nnel 9	sel	ecte	d.											
	10				PRS	SCF	<del>1</del> 10					PR	S Ch	nar	nnel 1	0 se	elect	ed.											
	11				PRS	SCF	H11					PR	S Ch	nar	nnel 1	1 se	lect	ed.											
5	SOPRSEN	1			0				RV	V		SOI	N PF	RS	Ena	ble													
	When set,	the	PRS	S ch	anne	l is	sele	ecte	d as	inp	ut 1	o SC	IN.																
4	Reserved				To e		ure (	com	pati	bility	y w	ith fu	ıture	e d	evice	s, al	way	s wr	ite b	its t	o 0.	Мо	re in	forn	natic	n in	1.2 (	Con	ven-
3:0	S0PRSSE	L			0x0				RV	V		SOI	N PF	RS	Cha	nne	Se	ect											
Select PRS channel as input to S0IN.																													
	Value				Mod	de						Des	crip	tio	n														

0 PRSCH0 PRS Channel 0 selected.  1 PRSCH1 PRS Channel 1 selected.  2 PRSCH2 PRS Channel 2 selected.  3 PRSCH3 PRS Channel 3 selected.  4 PRSCH4 PRS Channel 4 selected.  5 PRSCH5 PRS Channel 5 selected.  6 PRSCH6 PRS Channel 6 selected.  7 PRSCH7 PRS Channel 7 selected.  8 PRSCH8 PRS Channel 8 selected.  9 PRSCH9 PRS Channel 9 selected.  10 PRSCH10 PRS Channel 10 selected.	Bit	Name	Reset	Access	Description
PRSCH2 PRS Channel 2 selected.  PRSCH3 PRS Channel 3 selected.  PRSCH4 PRS Channel 4 selected.  PRSCH5 PRS Channel 5 selected.  PRSCH6 PRS Channel 6 selected.  PRSCH7 PRS Channel 7 selected.  PRSCH7 PRS Channel 8 selected.  PRSCH8 PRS Channel 8 selected.  PRSCH9 PRS Channel 9 selected.		0	PRSCH0		PRS Channel 0 selected.
PRSCH3 PRS Channel 3 selected.  PRSCH4 PRS Channel 4 selected.  PRSCH5 PRS Channel 5 selected.  PRSCH6 PRS Channel 6 selected.  PRSCH6 PRS Channel 7 selected.  PRSCH7 PRS Channel 7 selected.  PRSCH8 PRS Channel 8 selected.  PRSCH8 PRS Channel 9 selected.  PRSCH9 PRS Channel 9 selected.  PRSCH10 PRS Channel 10 selected.		1	PRSCH1		PRS Channel 1 selected.
4PRSCH4PRS Channel 4 selected.5PRSCH5PRS Channel 5 selected.6PRSCH6PRS Channel 6 selected.7PRSCH7PRS Channel 7 selected.8PRSCH8PRS Channel 8 selected.9PRSCH9PRS Channel 9 selected.10PRSCH10PRS Channel 10 selected.		2	PRSCH2		PRS Channel 2 selected.
5 PRSCH5 PRS Channel 5 selected. 6 PRSCH6 PRS Channel 6 selected. 7 PRSCH7 PRS Channel 7 selected. 8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected. 10 PRSCH10 PRS Channel 10 selected.		3	PRSCH3		PRS Channel 3 selected.
PRSCH6 PRS Channel 6 selected.  PRSCH7 PRS Channel 7 selected.  PRSCH8 PRS Channel 8 selected.  PRSCH9 PRS Channel 9 selected.  PRS Channel 9 selected.  PRS Channel 10 selected.		4	PRSCH4		PRS Channel 4 selected.
7 PRSCH7 PRS Channel 7 selected. 8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected. 10 PRSCH10 PRS Channel 10 selected.		5	PRSCH5		PRS Channel 5 selected.
8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected. 10 PRSCH10 PRS Channel 10 selected.		6	PRSCH6		PRS Channel 6 selected.
9 PRSCH9 PRS Channel 9 selected. 10 PRSCH10 PRS Channel 10 selected.		7	PRSCH7		PRS Channel 7 selected.
10 PRSCH10 PRS Channel 10 selected.		8	PRSCH8		PRS Channel 8 selected.
		9	PRSCH9		PRS Channel 9 selected.
11 PRSCH11 PRS Channel 11 selected		10	PRSCH10		PRS Channel 10 selected.
11 1 1 1 1 1 1 1 1 1 3 decicu.		11	PRSCH11		PRS Channel 11 selected.

# 16.5.16 PCNTn\_OVSCFG - Oversampling Config Register (Async Reg)


For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position																															
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	1	0
Reset		•		•		•		•					•	•	•	•		•	•	0								0	0000			
Access																				₩ W								i	Ž			
Name																				FLUTTERRM								Ē	N     			

Bit	Name	Reset	Access	Description									
31:13	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-									
12	FLUTTERRM	0	RW	Flutter Remove									
	When set, removes flutter from Quaddecoder inputs S0IN and S1IN. Available only in OVSQUAD1X-4X modes												
11:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-									
7:0	FILTLEN	0x00	RW	Configure Filter Length for Inputs S0IN and S1IN									
	Used only in OVSI (FILTLEN + 5) LFA	•	AD1X-4X mod	des. To use this first enable FILT in PCNTn_CTRL register. Filter length =									

## 17. I2C - Inter-Integrated Circuit Interface





#### **Quick Facts**

### What?

The I<sup>2</sup>C interface allows communication on I<sup>2</sup>C-buses with the lowest energy consumption possible.

## Why?

I<sup>2</sup>C is a popular serial bus that enables communication with a number of external devices using only two I/O pins.

### How?

With the help of DMA, the  $I^2C$  interface allows  $I^2C$  communication with minimal CPU intervention. Address recognition is available in all energy modes (except EM4), allowing the MCU to wait for data on the  $I^2C$ -bus with sub- $\mu$ A current consumption.

### 17.1 Introduction

The  $I^2C$  module provides an interface between the MCU and a serial  $I^2C$ -bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the  $I^2C$  module allows precise control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in all energy modes (except EM4).

## 17.2 Features

- · True multi-master capability
- · Support for different bus speeds
  - · Standard-mode (Sm) bit rate up to 100 kbit/s
  - · Fast-mode (Fm) bit rate up to 400 kbit/s
  - · Fast-mode Plus (Fm+) bit rate up to 1 Mbit/s
- · Arbitration for both master and slave (allows SMBus ARP)
- · Clock synchronization and clock stretching
- · Hardware address recognition
  - · 7-bit masked address
  - · General call address
  - Active in all energy modes (except EM4)
- · 10-bit address support
- · Error handling
  - · Clock low timeout
  - · Clock high timeout
  - Arbitration lost
  - · Bus error detection
- Separate receive/ transmit 2-level buffers, with additional separate shift registers
- Full DMA support

## 17.3 Functional Description

An overview of the I2C module is shown in Figure 17.1 I2C Overview on page 499.




Figure 17.1. I2C Overview

#### 17.3.1 I2C-Bus Overview

The I<sup>2</sup>C-bus uses two wires for communication; a serial data line (SDA) and a serial clock line (SCL) as shown in Figure 17.2 I2C-Bus Example on page 500. As a true multi-master bus it includes collision detection and arbitration to resolve situations where multiple masters transmit data at the same time without data loss.




Figure 17.2. I2C-Bus Example

Each device on the bus is addressable by a unique address, and an I<sup>2</sup>C master can address all the devices on the bus, including other masters.

Both the bus lines are open-drain. The maximum value of the pull-up resistor can be calculated as a function of the maximal rise-time **tr** for the given bus speed, and the estimated bus capacitance **Cb** as shown in Figure 17.3 I2C Pull-up Resistor Equation on page 500.

$$Rp(max) = t_r / (0.8473 \times Cb)$$

Figure 17.3. I2C Pull-up Resistor Equation

The maximal rise times for 100 kHz, 400 kHz and 1 MHz I<sup>2</sup>C are 1 µs, 300 ns and 120 ns respectively.

## Note:

The GPIO drive strength can be used to control slew rate.

### Note:

If V<sub>dd</sub> drops below the voltage on SCL and SDA lines, the MCU could become back powered and pull the SCL and SDA lines low.

### 17.3.1.1 START and STOP Conditions

START and STOP conditions are used to initiate and stop transactions on the I<sup>2</sup>C-bus. All transactions on the bus begin with a START condition (S) and end with a STOP condition (P). As shown in Figure 17.4 I2C START and STOP Conditions on page 501, a START condition is generated by pulling the SDA line low while SCL is high, and a STOP condition is generated by pulling the SDA line high while SCL is high.




Figure 17.4. I2C START and STOP Conditions

The START and STOP conditions are easily identifiable bus events as they are the only conditions on the bus where a transition is allowed on SDA while SCL is high. During the actual data transmission, SDA is only allowed to change while SCL is low, and must be stable while SCL is high. One bit is transferred per clock pulse on the I<sup>2</sup>C-bus as shown in Figure 17.5 I2C Bit Transfer on I<sup>2</sup>C-Bus on page 501.




Figure 17.5. I2C Bit Transfer on I<sup>2</sup>C-Bus

#### 17.3.1.2 Bus Transfer

When a master wants to initiate a transfer on the bus, it waits until the bus is idle and transmits a START condition on the bus. The master then transmits the address of the slave it wishes to interact with and a single R/W bit telling whether it wishes to read from the slave (R/W bit set to 1) or write to the slave (R/W bit set to 0).

After the 7-bit address and the R/W bit, the master releases the bus, allowing the slave to acknowledge the request. During the next bit-period, the slave pulls SDA low (ACK) if it acknowledges the request, or keeps it high if it does not acknowledge it (NACK).

Following the address acknowledge, either the slave or master transmits data, depending on the value of the R/W bit. After every 8 bits (one byte) transmitted on the SDA line, the transmitter releases the line to allow the receiver to transmit an ACK or a NACK. Both the data and the address are transmitted with the most significant bit first.

The number of bytes in a bus transfer is unrestricted. The master ends the transmission after a (N)ACK by sending a STOP condition on the bus. After a STOP condition, any master wishing to initiate a transfer on the bus can try to gain control of it. If the current master wishes to make another transfer immediately after the current, it can start a new transfer directly by transmitting a repeated START condition (Sr) instead of a STOP followed by a START.

Examples of I<sup>2</sup>C transfers are shown in Figure 17.6 I2C Single Byte Write to Slave on page 502, Figure 17.7 I2C Double Byte Read from Slave on page 502, and Figure 17.8 I2C Single Byte Write, then Repeated Start and Single Byte Read on page 502. The identifiers used are:

- · ADDR Address
- · DATA Data
- · S Start bit
- · Sr Repeated start bit
- · P Stop bit
- W/R Read(1)/Write(0)
- A ACK
- N NACK



Figure 17.6. I2C Single Byte Write to Slave



Figure 17.7. I2C Double Byte Read from Slave



Figure 17.8. I2C Single Byte Write, then Repeated Start and Single Byte Read

#### 17.3.1.3 Addresses

 $I^2C$  supports both 7-bit and 10-bit addresses. When using 7-bit addresses, the first byte transmitted after the START-condition contains the address of the slave that the master wants to contact. In the 7-bit address space, several addresses are reserved. These addresses are summarized in Table 17.1 I2C Reserved  $I^2C$  Addresses on page 503, and include a General Call address which can be used to broadcast a message to all slaves on the  $I^2C$ -bus.

Table 17.1. I2C Reserved I2C Addresses

I <sup>2</sup> C Address	R/W	Description
0000-000	0	General Call address
0000-000	1	START byte
0000-001	X	Reserved for the C-Bus format
0000-010	X	Reserved for a different bus format
0000-011	X	Reserved for future purposes
0000-1XX	x	Reserved for future purposes
1111-1XX	X	Reserved for future purposes
1111-0XX	X	10 Bit slave addressing mode

### 17.3.1.4 10-bit Addressing

To address a slave using a 10-bit address, two bytes are required to specify the address instead of one. The seven first bits of the first byte must then be 1111 0XX, where XX are the two most significant bits of the 10-bit address. As with 7-bit addresses, the eighth bit of the first byte determines whether the master wishes to read from or write to the slave. The second byte contains the eight least significant bits of the slave address.

When a slave receives a 10-bit address, it must acknowledge both the address bytes if they match the address of the slave.

When performing a master transmitter operation, the master transmits the two address bytes and then the remaining data, as shown in Figure 17.9 I2C Master Transmitter/Slave Receiver with 10-bit Address on page 503.




Figure 17.9. I2C Master Transmitter/Slave Receiver with 10-bit Address

When performing a master receiver operation however, the master first transmits the two address bytes in a master transmitter operation, then sends a repeated START followed by the first address byte and then receives data from the addressed slave. The slave addressed by the 10-bit address in the first two address bytes must remember that it was addressed, and respond with data if the address transmitted after the repeated start matches its own address. An example of this (with one byte transmitted) is shown in Figure 17.10 I2C Master Receiver/Slave Transmitter with 10-bit Address on page 503.




Figure 17.10. I2C Master Receiver/Slave Transmitter with 10-bit Address

## 17.3.1.5 Arbitration, Clock Synchronization, Clock Stretching

Arbitration and clock synchronization are features aimed at allowing multi-master buses. Arbitration occurs when two devices try to drive the bus at the same time. If one device drives it low, while the other drives it high, the one attempting to drive it high will not be able to do so due to the open-drain bus configuration. Both devices sample the bus, and the one that was unable to drive the bus in the desired direction detects the collision and backs off, letting the other device continue communication on the bus undisturbed.

Clock synchronization is a means of synchronizing the clock outputs from several masters driving the bus at once, and is a requirement for effective arbitration.

Slaves on the bus are allowed to force the clock output on the bus low in order to pause the communication on the bus and give themselves time to process data or perform any real-time tasks they might have. This is called clock stretching.

Arbitration is supported by the I<sup>2</sup>C module for both masters and slaves. Clock synchronization and clock stretching is also supported.

### 17.3.2 Enable and Reset

The I<sup>2</sup>C is enabled by setting the EN bit in the I2Cn\_CTRL register. Whenever this bit is cleared, the internal state of the I<sup>2</sup>C is reset, terminating any ongoing transfers.

#### Note:

When enabling the I<sup>2</sup>C, the ABORT command or the Bus Idle Timeout feature must be applied prior to use even if the BUSY flag is not set.

### 17.3.3 Safely Disabling and Changing Slave Configuration

The I<sup>2</sup>C slave is partially asynchronous, and some precautions are necessary to always ensure a safe slave disable or slave configuration change. These measures should be taken, if (while the slave is enabled) the user cannot guarantee that an address match will not occur at the exact time of slave disable or slave configuration change.

Worst case consequences for an address match while disabling slave or changing configuration is that the slave may end up in an undefined state. To reset the slave back to a known state, the EN bit in I2Cn\_CTRL must be reset. This should be done regardless of whether the slave is going to be re-enabled or not.

## 17.3.4 Clock Generation

The SCL signal generated by the I<sup>2</sup>C master determines the maximum transmission rate on the bus. The clock is generated as a division of the peripheral clock, and is given by the following equation:

$$f_{SCL} = f_{HFPERCLK}/(((N_{low} + N_{high}) \times (DIV + 1)) + 8),$$

## Figure 17.11. I2C Maximum Transmission Rate

 $N_{low}$  and  $N_{high}$  in combination with the synchronization cycles (discussed below) specify the number of prescaled clock cycles in the low and high periods of the clock signal respectively. The worst case low and high periods of the signal are:

$$T_{high} >= ((N_{high}) \times (DIV + 1) + 4)/f_{HFPERCLK},$$
  
$$T_{low} >= (N_{low} \times (DIV + 1) + 4)/f_{HFPERCLK}.$$

Figure 17.12. I2C High and Low Cycles Equations

In worst case,  $T_{high}$  and  $T_{low}$  can be 1  $f_{HFPERCLK}$  cycle longer than the number found by above equations due to synchronization uncertainity (i.e., if the synchronization takes 3  $f_{HFPERCLK}$  cycles instead of 2). Similarly, in the worst case the number 8 in the denominator in  $f_{SCL}$  equation can be 9 (if the synchronization cycles were 3 instead of 2 in  $T_{high}$  or  $T_{low}$ ) or 10 (if synchronization cycles were 3 in both  $T_{high}$  and  $T_{low}$ ). The values of  $N_{low}$  and  $N_{high}$  and thus the ratio between the high and low parts of the clock signal is controlled by CLHR in the I2Cn CTRL register.

#### Note:

DIV must be set to 1 during slave mode operation.

#### 17.3.5 Arbitration

Arbitration is enabled by default, but can be disabled by setting the ARBDIS bit in I2Cn\_CTRL. When arbitration is enabled, the value on SDA is sensed every time the  $I^2C$  module attempts to change its value. If the sensed value is different than the value the  $I^2C$  module tried to output, it is interpreted as a simultaneous transmission by another device, and that the  $I^2C$  module has lost arbitration.

Whenever arbitration is lost, the ARBLOST interrupt flag in  $I2Cn_IF$  is set, any lines held are released, and the  $I^2C$  device goes idle. If an  $I^2C$  master loses arbitration during the transmission of an address, another master may be trying to address it. The master therefore receives the rest of the address, and if the address matches the slave address of the master, the master goes into either slave transmitter or slave receiver mode.

#### Note:

Arbitration can be lost both when operating as a master and when operating as a slave.

#### 17.3.6 Buffers

#### 17.3.6.1 Transmit Buffer and Shift Register

The I<sup>2</sup>C transmitter has a 2-level FIFO transmit buffer and a transmit shift register as shown in Figure 17.1 I2C Overview on page 499. A byte is loaded into the transmit buffer by writing to I2Cn\_TXDATA or 2 bytes can be loaded simultaneously in the transmit buffer by writing to I2Cn\_TXDOUBLE. Figure 17.13 I2C Transmit Buffer Operation on page 505 shows the basics of the transmit buffer. When the transmit shift register is empty and ready for new data, the byte from the transmit buffer is then loaded into the shift register. The byte is then kept in the shift register until it is transmitted. When a byte has been transmitted, a new byte is loaded into the shift register (if available in the transmit buffer). If the transmit buffer is empty, then the shift register also remains empty. The TXC flag in I2Cn\_STA-TUS and the TXC interrupt flags in I2Cn\_IF are then set, signaling that the transmit shift register is out of data. TXC is cleared when new data becomes available, but the TXC interrupt flag must be cleared by software.




Figure 17.13. I2C Transmit Buffer Operation

The TXBL flags in the I2Cn\_STATUS and I2Cn\_IF are used to indicate the level of the transmit buffer. TXBIL in I2Cn\_CTRL controls the level at which these flag bits are set. If TXBIL is cleared, the flags are set whenever the transmit buffer becomes empty (used when transmitting using I2Cn\_TXDOUBLE). If TXBIL is set, the flags are set whenever the transmit buffer goes from full to half-empty or empty (used when transmitting with I2Cn\_TXDATA). Both the TXBL status flag and the TXBL interrupt flag are cleared automatically when the condition becomes false.

If an attempt is made to write more bytes to the transmit buffer than the space available, the TXOF interrupt flag in I2Cn\_IF is set, indicating the overflow. The data already in the buffer remains preserved, and no new data is written.

The transmit buffer and the transmit shift register can be cleared by setting command bit CLEARTX in I2Cn\_CMD. This will prevent the I<sup>2</sup>C module from transmitting the data in the buffer and the shift register, and will make them available for new data. Any byte currently being transmitted will not be aborted. Transmission of this byte will be completed.

### 17.3.6.2 Receive Buffer and Shift Register

The I<sup>2</sup>C receiver uses a 2-level FIFO receive buffer and a receive shift register as shown in Figure 17.14 I2C Receive Buffer Operation on page 506. When a byte has been fully received by the receive shift register, it is loaded into the receive buffer if there is room for it, making the shift register empty to receive another byte. Otherwise, the byte waits in the shift register until space becomes available in the buffer.




Figure 17.14. I2C Receive Buffer Operation

When a byte becomes available in the receive buffer, the RXDATAV in I2Cn\_STATUS and RXDATAV interrupt flag in I2Cn\_IF are set. When the buffer becomes full, RXFULL in the I2Cn\_STATUS and I2Cn\_IF are set. The status flags RXDATAV and RXFULL are automatically cleared by hardware when their condition is no longer true. This also goes for the RXDATAV interrupt flag, but the RXFULL interrupt flag must be cleared by software. When the RXFULL flag is set, notifying that the buffer is full, space is still available in the receive shift register for one more byte.

The data can be fetched from the buffer in two ways. I2Cn\_RXDATA gives access to the received byte (if two bytes are received then the one received first is fetched first). I2Cn\_RXDOUBLE makes it possible to read the two received bytes simultaneously. If an attempt is made to read more bytes from the buffer than available, the RXUF interrupt flag in I2Cn\_IF is set to signal the underflow, and the data read from the buffer is undefined.

When using I2Cn\_RXDOUBLE to pick data, AUTOACK in I2Cn\_CTRL should be set to 1. This ensures that an ACK is automatically sent out after the first byte is received so that the reception of the next byte can begin. In order to stop receiving data bytes, a NACK must be sent out through the I2Cn\_CMD register.

I2Cn\_RXDATAP and I2Cn\_RXDOUBLEP can be used to read data from the receive buffer without removing it from the buffer. The RXUF interrupt flag in I2Cn\_IF will never be set as a result of reading from I2Cn\_RXDATAP and I2Cn\_RXDOUBLEP, but the data read through I2Cn\_RXDATAP when the receive buffer is empty is still undefined.

Once a transaction is complete (STOP sent or received), the receive buffer needs to be flushed (all received data must be read) before starting a new transaction.

### 17.3.7 Master Operation

A bus transaction is initiated by transmitting a START condition (S) on the bus. This is done by setting the START bit in I2Cn\_CMD. The command schedules a START condition, and makes the I<sup>2</sup>C module generate a start condition whenever the bus becomes free.

The I<sup>2</sup>C-bus is considered busy whenever another device on the bus transmits a START condition. Until a STOP condition is detected, the bus is owned by the master issuing the START condition. The bus is considered free when a STOP condition is transmitted on the bus. After a STOP is detected, all masters that have data to transmit send a START condition and begin transmitting data. Arbitration ensures that collisions are avoided.

When the START condition has been transmitted, the master must transmit a slave address (ADDR) with an R/W bit on the bus. If this address is available in the transmit buffer, the master transmits it immediately, but if the buffer is empty, the master holds the I<sup>2</sup>C-bus while waiting for software to write the address to the transmit buffer.

After the address has been transmitted, a sequence of bytes can be read from or written to the slave, depending on the value of the R/W bit (bit 0 in the address byte). If the bit was cleared, the master has entered a master transmitter role, where it now transmits data to the slave. If the bit was set, it has entered a master receiver role, where it now should receive data from the slave. In either case, an unlimited number of bytes can be transferred in one direction during the transmission.

At the end of the transmission, the master either transmits a repeated START condition (Sr) if it wishes to continue with another transfer, or transmits a STOP condition (P) if it wishes to release the bus. When operating in the master mode, HFPERCLK frequency must be higher than 2 MHz for Standard-mode, 9 MHz for Fast-mode, and 20 MHz for Fast-mode Plus.

#### 17.3.7.1 Master State Machine

The master state machine is shown in Figure 17.15 I2C Master State Machine on page 508. A master operation starts in the far left of the state machine, and follows the solid lines through the state machine, ending the operation or continuing with a new operation when arriving at the right side of the state machine.

Branches in the path through the state machine are the results of bus events and choices made by software, either directly or indirectly. The dotted lines show where I<sup>2</sup>C-specific interrupt flags are set along the path and the full-drawn circles show places where interaction may be required by software to let the transmission proceed.




Figure 17.15. I2C Master State Machine

#### 17.3.7.2 Interactions

Whenever the  $I^2C$  module is waiting for interaction from software, it holds the bus clock SCL low, freezing all bus activities, and the BUSHOLD interrupt flag in  $I^2C$  module. This state can be read from the  $I^2C$  module. This state can be read from the  $I^2C$  module.

As an example, Table 17.3 I2C Master Transmitter on page 511 shows the different states the I<sup>2</sup>C goes through when operating as a Master Transmitter, i.e., a master that transmits data to a slave. As seen in the table, when a start condition has been transmitted, a requirement is that there is an address and an R/W bit in the transmit buffer. If the transmit buffer is empty, then the BUSHOLD interrupt flag is set, and the bus is held until data becomes available in the buffer. While waiting for the address, I2Cn\_STATE has a value 0x57, which can be used to identify exactly what the I<sup>2</sup>C module is waiting for.

#### Note:

The bus would never stop at state 0x57 if the address was available in the transmit buffer.

The different interactions used by the  $I^2C$  module are listed in Table 17.2 I2C Interactions in Prioritized Order on page 509 in a prioritized order. If the  $I^2C$  module is in such a state that multiple courses of action are possible, then the action chosen is the one that has the highest priority. For example, after sending out a START, if an address is present in the buffer and a STOP is also pending, then the  $I^2C$  will send out the STOP since it has the higher priority.

Table 17.2. I2C Interactions in Prioritized Order

Interaction	Priority	Software action	Automatically continues if
STOP*	1	Set the STOP command bit in I2Cn_CMD	PSTOP is set (STOP pending) in I2Cn_STATUS
ABORT	2	Set the ABORT command bit in I2Cn_CMD	Never, the transmission is aborted
CONT*	3	Set the CONT command bit in I2Cn_CMD	PCONT is set in I2Cn_STATUS (CONT pending)
NACK*	4	Set the NACK command bit in I2Cn_CMD	PNACK is set in I2Cn_STATUS (NACK pending)
ACK*	5	Set the ACK command bit in I2Cn_CMD	AUTOACK is set in I2Cn_CTRL or PACK is set in I2Cn_STATUS (ACK pending)
ADDR+W -> TXDATA	6	Write an address to the transmit buffer with the R/W bit set	Address is available in transmit buffer with R/W bit set
ADDR+R -> TXDATA	7	Write an address to the transmit buffer with the R/W bit cleared	Address is available in transmit buffer with R/W bit cleared
START*	8	Set the START command bit in I2Cn_CMD	PSTART is set in I2Cn_STATUS (START pending)
TXDATA/ TXDOUBLE	9	Write data to the transmit buffer	Data is available in transmit buf- fer
RXDATA/ RXDOUBLE	10	Read data from receive buffer	Space is available in receive buffer
None	11	No interaction is required	

The commands marked with a \* in Table 17.2 I2C Interactions in Prioritized Order on page 509 can be issued before an interaction is required. When such a command is issued before it can be used/consumed by the I<sup>2</sup>C module, the command is set in a pending state, which can be read from the STATUS register. A pending START command can for instance be identified by PSTART having a high value.

Whenever the I<sup>2</sup>C module requires an interaction, it checks the pending commands. If one or a combination of these can fulfill an interaction, they are consumed by the module and the transmission continues without setting the BUSHOLD interrupt flag in I2Cn\_IF to get an interaction from software. The pending status of a command goes low when it is consumed.

When several interactions are possible from a set of pending commands, the interaction with the highest priority, i.e., the interaction closest to the top of Table 17.2 I2C Interactions in Prioritized Order on page 509 is applied to the bus.

Pending commands can be cleared by setting the CLEARPC command bit in I2Cn\_CMD.

### 17.3.7.3 Automatic ACK Interaction

When receiving addresses and data, an ACK command in I2Cn\_CMD is normally required after each received byte. When AUTOACK is set in I2Cn\_CTRL, an ACK is always pending, and the ACK-pending bit PACK in I2Cn\_STATUS is thus always set, even after an ACK has been consumed. This is used when data is picked using I2Cn\_RXDOUBLE and can also be used with I2Cn\_RXDATA in order to reduce the amount of software interaction required during a transfer.

#### 17.3.7.4 Reset State

After a reset, the state of the  $I^2C$ -bus is unknown. To avoid interrupting transfers on the  $I^2C$ -bus after a reset of the  $I^2C$  module or the entire MCU, the  $I^2C$ -bus is assumed to be busy when coming out of a reset, and the BUSY flag in  $I^2C$ -bus is thus set. To be able to carry through master operations on the  $I^2C$ -bus, the bus must be idle.

The bus goes idle when a STOP condition is detected on the bus, but on buses with little activity, the time before the  $I^2C$  module detects that the bus is idle can be significant. There are two ways of assuring that the  $I^2C$  module gets out of the busy state.

- Use the ABORT command in I2Cn\_CMD. When the ABORT command is issued, the I<sup>2</sup>C module is instructed that the bus is idle. The I<sup>2</sup>C module can then initiate master operations.
- Use the Bus Idle Timeout. When SCL has been high for a long period of time, it is very likely that the bus is idle. Set BITO in I2Cn\_CTRL to an appropriate timeout period and set GIBITO in I2Cn\_CTRL. If activity has not been detected on the bus within the timeout period, the bus is then automatically assumed idle, and master operations can be initiated.

#### Note:

If operating in slave mode, the above approach is not necessary.

#### 17.3.7.5 Master Transmitter

To transmit data to a slave, the master must operate as a master transmitter. Table 17.3 I2C Master Transmitter on page 511 shows the states the I<sup>2</sup>C module goes through while acting as a master transmitter. Every state where an interaction is required has the possible interactions listed, along with the result of the interactions. The table also shows which interrupt flags are set in the different states. The interrupt flags enclosed in parenthesis may be set. If the BUSHOLD interrupt in I2Cn\_IF is set, the module is waiting for an interaction, and the bus is frozen. The value of I2Cn\_STATE will be equal to the values given in the table when the BUSHOLD interrupt flag is set, and can be used to determine which interaction is required to make the transmission continue.

The interrupt flag START in I2Cn IF is set when the I<sup>2</sup>C module transmits the START.

A master operation is started by issuing a START command by setting START in I2Cn\_CMD. ADDR+W, i.e., the address of the slave + the R/W bit is then required by the  $I^2C$  module. If this is not available in the transmit buffer, then the bus is held and the BUSHOLD interrupt flag is set. The value of I2Cn\_STATE will then be 0x57. As seen in the table, the  $I^2C$  module also stops in this state if the address is not available after a repeated start condition.

To continue, write a byte to I2Cn\_TXDATA with the address of the slave in the 7 most significant bits and the least significant bit cleared (ADDR+W). This address will then be transmitted, and the slave will reply with an ACK or a NACK. If no slave replies to the address, the response will also be NACK. If the address was acknowledged, the master now has four choices. It can send data by placing it in I2Cn\_TXDATA/ I2Cn\_TXDOUBLE (the master should check the TXBL interrupt flag before writing to the transmit buffer), this data is then transmitted. The master can also stop the transmission by sending a STOP, it can send a repeated start by sending START, or it can send a STOP and then a START as soon as possible. If the master wishes to make another transfer immediately after the current, the preferred way is to start a new transfer directly by transmitting a repeated START instead of a STOP followed by a START. This is so because if a STOP is sent out, then any master wishing to initiate a transfer on the bus can try to gain control of it.

If a NACK was received, the master has to issue a CONT command in addition to providing data in order to continue transmission. This is not standard I<sup>2</sup>C, but is provided for flexibility. The rest of the options are similar to when an ACK was received.

If a new byte was transmitted, an ACK or NACK is received after the transmission of the byte, and the master has the same options as for when the address was sent.

The master may lose arbitration at any time during transmission. In this case, the ARBLOST interrupt flag in I2Cn\_IF is set. If the arbitration was lost during the transfer of an address, and SLAVE in I2Cn\_CTRL is set, the master then checks which address was transmitted. If it was the address of the master, then the master goes to slave mode.

After a master has transmitted a START and won any arbitration, it owns the bus until it transmits a STOP. After a STOP, the bus is released, and arbitration decides which bus master gains the bus next. The MSTOP interrupt flag in I2Cn\_IF is set when a STOP condition is transmitted by the master.

Table 17.3. I2C Master Transmitter

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x57	Start transmitted	START interrupt flag (BUSHOLD interrupt	ADDR+W -> TXDATA	ADDR+W will be sent
		flag)	STOP	STOP will be sent and bus released.
		STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.	
0x57	Repeated start trans- mitted	START interrupt flag (BUSHOLD interrupt flag)	ADDR+W -> TXDATA	ADDR+W will be sent
			STOP	STOP will be sent and bus released.
			STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.
-	ADDR+W transmitted	TXBL interrupt flag (TXC interrupt flag)	None	

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x97	ADDR+W transmitted,	ACK interrupt flag	TXDATA	DATA will be sent
	ACK received	(BUSHOLD interrupt flag)	STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
0x9F	ADDR+W transmit- ted,NACK received	NACK (BUSHOLD interrupt flag)	CONT + TXDATA	DATA will be sent
			STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
-	Data transmitted	TXBL interrupt flag (TXC interrupt flag)	None	
0xD7	Data transmitted,ACK received	ACK interrupt flag (BUSHOLD interrupt flag)	TXDATA	DATA will be sent
			STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
0xDF	Data transmitted,NACK received	NACK(BUSHOLD interrupt flag)	CONT + TXDATA	DATA will be sent
			STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
-	Stop transmitted	MSTOP interrupt flag	None	
			START	START will be sent when bus becomes idle
-	Arbitration lost	ARBLOST interrupt flag	None	
		START	START will be sent when bus becomes idle	

#### 17.3.7.6 Master Receiver

To receive data from a slave, the master must operate as a master receiver, see Table 17.4 I2C Master Receiver on page 513. This is done by transmitting ADDR+R as the address byte instead of ADDR+W, which is transmitted to become a master transmitter. The address byte loaded into the data register thus has to contain the 7-bit slave address in the 7 most significant bits of the byte, and have the least significant bit set.

When the address has been transmitted, the master receives an ACK or a NACK. If an ACK is received, the ACK interrupt flag in I2Cn\_IF is set, and if space is available in the receive shift register, reception of a byte from the slave begins. If the receive buffer and shift register is full however, the bus is held until data is read from the receive buffer or another interaction is made. Note that the STOP and START interactions have a higher priority than the data-available interaction, so if a STOP or START command is pending, the highest priority interaction will be performed, and data will not be received from the slave.

If a NACK was received, the CONT command in I2Cn\_CMD has to be issued in order to continue receiving data, even if there is space available in the receive buffer and/or shift register.

After a data byte has been received the master must ACK or NACK the received byte. If an ACK is pending or AUTOACK in I2Cn\_CTRL is set, an ACK is sent automatically and reception continues if space is available in the receive buffer.

If a NACK is sent, the CONT command must be used in order to continue transmission. If an ACK or NACK is issued along with a START or STOP or both, then the ACK/NACK is transmitted and the reception is ended. If START in I2Cn\_CMD is set alone, a repeated start condition is transmitted after the ACK/NACK. If STOP in I2Cn\_CMD is set, a stop condition is sent regardless of whether START is set. If START is set in this case, it is set as pending.

As when operating as a master transmitter, arbitration can be lost as a master receiver. When this happens the ARBLOST interrupt flag in I2Cn\_IF is set, and the master has a possibility of being selected as a slave given the correct conditions.

Table 17.4. I2C Master Receiver

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x57	START transmitted	START interrupt flag (BUSHOLD interrupt	ADDR+R -> TXDATA	ADDR+R will be sent
		flag)	STOP	STOP will be sent and bus released.
			STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.
0x57	Repeated START trans- mitted	flag(BUSHOLD inter-	ADDR+R -> TXDATA	ADDR+R will be sent
		rupt flag)	STOP	STOP will be sent and bus released.
			STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.
-	ADDR+R transmitted	TXBL interrupt flag (TXC interrupt flag)	None	
0x93	ADDR+R transmitted, ACK received	ACK interrupt flag(BUS-HOLD)	RXDATA	Start receiving
			STOP	STOP will be sent and the bus released
			START	Repeated START will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
0x9B	ADDR+R transmit- ted,NACK received	NACK(BUSHOLD)	CONT + RXDATA	Continue, start receiving
			STOP	STOP will be sent and the bus released
			START	Repeated START will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0xB3	Data received	RXDATA interrupt flag(BUSHOLD inter-	ACK + RXDA- TA	ACK will be transmitted, reception continues
	rupt flag)	NACK + CONT + RXDATA	NACK will be transmitted, reception continues	
			ACK/NACK + STOP	ACK/NACK will be sent and the bus will be released.
			ACK/NACK + START	ACK/NACK will be sent, and then a repeated start condition.
		ACK/NACK + STOP + START	ACK/NACK will be sent and the bus will be released. Then a START will be sent when the bus becomes idle	
-	Stop received	MSTOP interrupt flag	None	
			START	START will be sent when bus becomes idle
-	Arbitration lost ARBLOST interrupt fl	ARBLOST interrupt flag	None	
			START	START will be sent when bus becomes idle

#### 17.3.8 Bus States

The I2Cn\_STATE register can be used to determine which state the  $I^2C$  module and the  $I^2C$  bus are in at a given time. The register consists of the STATE bit-field, which shows which state the  $I^2C$  module is at in any ongoing transmission, and a set of single-bits, which reveal the transmission mode, whether the bus is busy or idle, and whether the bus is held by this  $I^2C$  module waiting for a software response.

The possible values of the STATE field are summarized in Table 17.5 I2C STATE Values on page 515. When this field is cleared, the I<sup>2</sup>C module is not a part of any ongoing transmission. The remaining status bits in the I2Cn\_STATE register are listed in Table 17.6 I2C Transmission Status on page 515.

Table 17.5. I2C STATE Values

Mode	Value	Description	
IDLE	0	No transmission is being performed by this module.	
WAIT	1	Waiting for idle. Will send a start condition as soon as the bus is idle.	
START	2	Start being transmitted	
ADDR	3	Address being transmitted or has been received	
ADDRACK	4	Address ACK/NACK being transmitted or received	
DATA	5	Data being transmitted or received	
DATAACK	6	Data ACK/NACK being transmitted or received	

Table 17.6. I2C Transmission Status

Bit	Description
BUSY	Set whenever there is activity on the bus. Whether or not this module is responsible for the activity cannot be determined by this byte.
MASTER	Set when operating as a master. Cleared at all other times.
TRANSMITTER	Set when operating as a transmitter; either a master transmitter or a slave transmitter. Cleared at all other times
BUSHOLD	Set when the bus is held by this I <sup>2</sup> C module because an action is required by software.
NACK	Only valid when bus is held and STATE is ADDRACK or DATAACK. In that case it is set if a NACK was received. In all other cases, the bit is cleared.

#### Note:

I2Cn\_STATE reflects the internal state of the  $I^2$ C module, and therefore only held constant as long as the bus is held, i.e., as long as BUSHOLD in I2Cn\_STATUS is set.

### 17.3.9 Slave Operation

The  $I^2C$  module operates in master mode by default. To enable slave operation, i.e., to allow the device to be addressed as an  $I^2C$  slave, the SLAVE bit in  $I2Cn\_CTRL$  must be set. In this case the  $I^2C$  module operates in a mixed mode, both capable of starting transmissions as a master, and being addressed as a slave. When operating in the slave mode, HFPERCLK frequency must be higher than 2 MHz for Standard-mode, 5 MHz for Fast-mode, and 14 MHz for Fast-mode Plus.

#### 17.3.9.1 Slave State Machine

The slave state machine is shown in Figure 17.16 I2C Slave State Machine on page 516. The dotted lines show where I<sup>2</sup>C-specific interrupt flags are set. The full-drawn circles show places where interaction may be required by software to let the transmission proceed.




Figure 17.16. I2C Slave State Machine

### 17.3.9.2 Address Recognition

The I<sup>2</sup>C module provides automatic address recognition for 7-bit addresses. 10-bit address recognition is not fully automatic, but can be assisted by the 7-bit address comparator as shown in 17.3.11 Using 10-bit Addresses. Address recognition is supported in all energy modes (except EM4).

The slave address, i.e., the address which the I<sup>2</sup>C module should be addressed with, is defined in the I2Cn\_SADDR register. In addition to the address, a mask must be specified, telling the address comparator which bits of an incoming address to compare with the address defined in I2Cn\_SADDR. The mask is defined in I2Cn\_SADDRMASK, and for every zero in the mask, the corresponding bit in the slave address is treated as a don't-care, i.e., the 0-masked bits are ignored.

An incoming address that fails address recognition is automatically replied to with a NACK. Since only the bits defined by the mask are checked, a mask with a value 0x00 will result in all addresses being accepted. A mask with a value 0x7F will only match the exact address defined in I2Cn\_SADDR, while a mask 0x70 will match all addresses where the three most significant bits in I2Cn\_SADDR and the incoming address are equal.

If GCAMEN in I2Cn\_CTRL is not set, the start-byte, i.e., the general call address with the R/W bit set is ignored unless it is included in the defined slave address and and the address mask.

When an address is accepted by the address comparator, the decision of whether to ACK or NACK the address is passed to software.

#### 17.3.9.3 Slave Transmitter

When SLAVE in I2Cn\_CTRL is set, the RSTART interrupt flag in I2Cn\_IF will be set when repeated START conditions are detected. After a START or repeated START condition, the bus master will transmit an address along with an R/W bit. If there is no room in the receive shift register for the address, the bus will be held by the slave until room is available in the shift register. Transmission then continues and the address is loaded into the shift register. If this address does not pass address recognition, it is automatically NACK'ed by the slave, and the slave goes to an idle state. The address byte is in this case discarded, making the shift register ready for a new address. It is not loaded into the receive buffer.

If the address was accepted and the R/W bit was set (R), indicating that the master wishes to read from the slave, the slave now goes into the slave transmitter mode. Software interaction is now required to decide whether the slave wants to acknowledge the request or not. The accepted address byte is loaded into the receive buffer like a regular data byte. If no valid interaction is pending, the bus is held until the slave responds with a command. The slave can reject the request with a single NACK command.

The slave will in that case go to an idle state, and wait for the next start condition. To continue the transmission, the slave must make sure data is loaded into the transmit buffer and send an ACK. The loaded data will then be transmitted to the master, and an ACK or NACK will be received from the master.

Data transmission can also continue after a NACK if a CONT command is issued along with the NACK. This is not standard I<sup>2</sup>C however.

If the master responds with an ACK, it may expect another byte of data, and data should be made available in the transmit buffer. If data is not available, the bus is held until data is available.

If the response is a NACK however, this is an indication of that the master has received enough bytes and wishes to end the transmission. The slave now automatically goes idle, unless CONT in I2Cn\_CMD is set and data is available for transmission. The latter is not standard I<sup>2</sup>C.

The master ends the transmission by sending a STOP or a repeated START. The SSTOP interrupt flag in I2Cn\_IF is set when the master transmits a STOP condition. If the transmission is ended with a repeated START, then the SSTOP interrupt flag is not set.

#### Note:

The SSTOP interrupt flag in I2Cn\_IF will be set regardless of whether the slave is participating in the transmission or not, as long as SLAVE in I2Cn\_CTRL is set and a STOP condition is detected

If arbitration is lost at any time during transmission, the ARBLOST interrupt flag in I2Cn\_IF is set, the bus is released and the slave goes idle.

See Table 17.7 I2C Slave Transmitter on page 517 for more information.

Table 17.7. I2C Slave Transmitter

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x41	Repeated START received	RSTART interrupt flag (BUSHOLD interrupt flag)	RXDATA	Receive and compare address
0x75	ADDR + R received	ADDR interrupt flag	ACK + TXDA- TA	ACK will be sent, then DATA
		RXDATA interrupt flag	NACK	NACK will be sent, slave goes idle
		(BUSHOLD interrupt flag)	NACK + CONT + TXDATA	NACK will be sent, then DATA.
-	Data transmitted	TXBL interrupt flag (TXC interrupt flag)	None	
0xD5	Data transmitted, ACK received	ACK interrupt flag (BUSHOLD interrupt flag)	TXDATA	DATA will be transmitted

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0xDD	Data transmitted, NACK	NACK interrupt flag	None	The slave goes idle
	received	(BUSHOLD interrupt flag)	CONT + TXDATA	DATA will be transmitted
-	Stop received	SSTOP interrupt flag	None	The slave goes idle
			START	START will be sent when bus becomes idle
-	Arbitration lost	ARBLOST interrupt flag	None	The slave goes idle
			START	START will be sent when the bus becomes idle

### 17.3.9.4 Slave Receiver

A slave receiver operation is started in the same way as a slave transmitter operation, with the exception that the address transmitted by the master has the R/W bit cleared (W), indicating that the master wishes to write to the slave. The slave then goes into slave receiver mode.

To receive data from the master, the slave should respond to the address with an ACK and make sure space is available in the receive buffer. Transmission will then continue, and the slave will receive a byte from the master.

If a NACK is sent without a CONT, the transmission is ended for the slave, and it goes idle. If the slave issues both the NACK and CONT commands and has space available in the receive buffer, it will be open for continuing reception from the master.

When a byte has been received from the master, the slave must ACK or NACK the byte. The responses here are the same as for the reception of the address byte.

The master ends the transmission by sending a STOP or a repeated START. The SSTOP interrupt flag is set when the master transmits a STOP condition. If the transmission is ended with a repeated START, then the SSTOP interrupt flag in I2Cn IF is not set.

#### Note:

The SSTOP interrupt flag in I2Cn\_IF will be set regardless of whether the slave is participating in the transmission or not, as long as SLAVE in I2Cn\_CTRL is set and a STOP condition is detected

If arbitration is lost at any time during transmission, the ARBLOST interrupt flag in I2Cn\_IF is set, the bus is released and the slave goes idle.

See Table 17.8 I2C - Slave Receiver on page 519 for more information.

Table 17.8. I2C - Slave Receiver

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
-	Repeated START received	RSTART interrupt flag (BUSHOLD interrupt flag)	RXDATA	Receive and compare address
0x71	ADDR + W received	ADDR interrupt flag RXDATA interrupt flag	ACK + RXDATA	ACK will be sent and data will be received
		(BUSHOLD interrupt flag)	NACK	NACK will be sent, slave goes idle
			NACK + CONT + RXDATA	NACK will be sent and DATA will be received.
0xB1 [	Data received	RXDATA interrupt flag (BUSHOLD interrupt flag)	ACK + RXDATA	ACK will be sent and data will be received
			NACK	NACK will be sent and slave will go idle
		NACK + CONT + RXDATA	NACK will be sent and data will be received	
-	Stop received	SSTOP interrupt flag	None	The slave goes idle
			START	START will be sent when bus becomes idle
-	Arbitration lost	ARBLOST interrupt flag	None	The slave goes idle
			START	START will be sent when the bus becomes idle

### 17.3.10 Transfer Automation

The I<sup>2</sup>C can be set up to complete transfers with a minimal amount of interaction.

#### 17.3.10.1 DMA

DMA can be used to automatically load data into the transmit buffer and load data out from the receive buffer. When using DMA, software is thus relieved of moving data to and from memory after each transferred byte.

#### 17.3.10.2 Automatic ACK

When AUTOACK in I2Cn\_CTRL is set, an ACK is sent automatically whenever an ACK interaction is possible and no higher priority interactions are pending.

#### 17.3.10.3 Automatic STOP

A STOP can be generated automatically on two conditions. These apply only to the master transmitter.

If AUTOSN in I2Cn\_CTRL is set, the I<sup>2</sup>C module ends a transmission by transmitting a STOP condition when operating as a master transmitter and a NACK is received.

If AUTOSE in I2Cn\_CTRL is set, the I<sup>2</sup>C module always ends a transmission when there is no more data in the transmit buffer. If data has been transmitted on the bus, the transmission is ended after the (N)ACK has been received by the slave. If a START is sent when no data is available in the transmit buffer and AUTOSE is set, then the STOP condition is sent immediately following the START. Software must thus make sure data is available in the transmit buffer before the START condition has been fully transmitted if data is to be transferred.

### 17.3.11 Using 10-bit Addresses

When using 10-bit addresses in slave mode, set the I2Cn\_SADDR register to 1111 0XX where XX are the two most significant bits of the 10-bit address, and set I2Cn\_SADDRMASK to 0xFF. Address matches will now be given on all 10-bit addresses where the two most significant bits are correct.

When receiving an address match, the slave must acknowledge the address and receive the first data byte. This byte contains the second part of the 10-bit address. If it matches the address of the slave, the slave should ACK the byte to continue the transmission, and if it does not match, the slave should NACK it.

When the master is operating as a master transmitter, the data bytes will follow after the second address byte. When the master is operating as a master receiver however, a repeated START condition is sent after the second address byte. The address sent after this repeated START is equal to the first of the address bytes transmitted previously, but now with the R/W byte set, and only the slave that found a match on the entire 10-bit address in the previous message should ACK this address. The repeated start should take the master into a master receiver mode, and after the single address byte sent this time around, the slave begins transmission to the master.

### 17.3.12 Error Handling

#### Note:

The setting of GCAMEN and SLAVE fields in the I2Cn\_CTRL register and the registers I2Cn\_SADDR and I2Cn\_ROUTELOC0 are considered static. This means that these need to be set before an I<sup>2</sup>C transaction starts and need to stay stable during the entire transaction.

#### 17.3.12.1 ABORT Command

Some bus errors may require software intervention to be resolved. The  $I^2C$  module provides an ABORT command, which can be set in  $I^2C$  module provides an ABORT command, which can be set in  $I^2C$  module provides an ABORT command, which can be set in  $I^2C$  module provides an ABORT command, which can be set in

When the bus for some reason is locked up and the  $I^2C$  module is in the middle of a transmission it cannot get out of, or for some other reason the  $I^2C$  wants to abort a transmission, the ABORT command can be used.

Setting the ABORT command will make the I<sup>2</sup>C module discard any data currently being transmitted or received, release the SDA and SCL lines and go to an idle mode. ABORT effectively makes the I<sup>2</sup>C module forget about any ongoing transfers.

#### 17.3.12.2 Bus Reset

A bus reset can be performed by setting the START and STOP commands in I2Cn\_CMD while the transmit buffer is empty. A START condition will then be transmitted, immediately followed by a STOP condition. A bus reset can also be performed by transmitting a START command with the transmit buffer empty and AUTOSE set.

#### 17.3.12.3 I2C-Bus Errors

An I<sup>2</sup>C-bus error occurs when a START or STOP condition is misplaced, which happens when the value on SDA changes while SCL is high during bit-transmission on the I<sup>2</sup>C-bus. If the I<sup>2</sup>C module is part of the current transmission when a bus error occurs, any data currently being transmitted or received is discarded, SDA and SCL are released, the BUSERR interrupt flag in I2Cn\_IF is set to indicate the error, and the module automatically takes a course of action as defined in Table 17.9 I2C Bus Error Response on page 521.

Table 17.9. I2C Bus Error Response

	Misplaced START	Misplaced STOP
In a master/slave operation	Treated as START. Receive address.	Go idle. Perform any pending actions.

### 17.3.12.4 Bus Lockup

A lockup occurs when a master or slave on the I<sup>2</sup>C-bus has locked the SDA or SCL at a low value, preventing other devices from putting high values on the bus, and thus making communication on the bus impossible.

Many slave-only devices operating on an I<sup>2</sup>C-bus are not capable of driving SCL low, but in the rare case that SCL is stuck LOW, the advice is to apply a hardware reset signal to the slaves on the bus. If this does not work, cycle the power to the devices in order to make them release SCL.

When SDA is stuck low and SCL is free, a master should send 9 clock pulses on SCL while tristating the SDA. This procedure is performed in the GPIO module after clearing the I2C\_ROUTE register and disabling the I2C module. The device that held the bus low should release it sometime within those 9 clocks. If not, use the same approach as for when SCL is stuck, resetting and possibly cycling power to the slaves.

Lockup of SDA can be detected by keeping count of the number of continuous arbitration losses during address transmission. If arbitration is also lost during the transmission of a general call address, i.e., during the transmission of the STOP condition, which should never happen during normal operation, this is a good indication of SDA lockup.

Detection of SCL lockups can be done using the timeout functionality defined in 17.3.12.6 Clock Low Timeout

#### 17.3.12.5 Bus Idle Timeout

When SCL has been high for a significant amount of time, this is a good indication of that the bus is idle. On an SMBus system, the bus is only allowed to be in this state for a maximum of 50 µs before the bus is considered idle.

The bus idle timeout BITO in I2Cn\_CTRL can be used to detect situations where the bus goes idle in the middle of a transmission. The timeout can be configured in BITO, and when the bus has been idle for the given amount of time, the BITO interrupt flag in I2Cn\_IF is set. The bus can also be set idle automatically on a bus idle timeout. This is enabled by setting GIBITO in I2Cn\_CTRL.

When the bus idle timer times out, it wraps around and continues counting as long as its condition is true. If the bus is not set idle using GIBITO or the ABORT command in I2Cn CMD, this will result in periodic timeouts.

#### Note:

This timeout will be generated even if SDA is held low.

The bus idle timeout is active as long as the bus is busy, i.e., BUSY in I2Cn\_STATUS is set. The timeout can be used to get the I<sup>2</sup>C module out of the busy-state it enters when reset, see 17.3.7.4 Reset State.

### 17.3.12.6 Clock Low Timeout

The clock timeout, which can be configured in CLTO in I2Cn\_CTRL, starts counting whenever SCL goes low, and times out if SCL does not go high within the configured timeout. A clock low timeout results in CLTOIF in I2Cn\_IF being set, allowing software to take action.

When the timer times out, it wraps around and continues counting as long as SCL is low. An SCL lockup will thus result in periodic clock low timeouts as long as SCL is low.

#### 17.3.12.7 Clock Low Error

The  $I^2C$  module can continue transmission in parallel with another device for the entire transaction, as long as the two communications are identical. A case may arise when (before an arbitration has been decided upon) the  $I^2C$  module decides to send out a repeated START or a STOP condition while the other device is still sending data. In the  $I^2C$  protocol specifications, such a combination results in an undefined condition. The  $I^2C$  deals with this by generating a clock low error. This means that if the  $I^2C$  is transmitting a repeated START or a STOP condition and another device (another master or a misbehaving slave) pulls SCL low before the  $I^2C$  sends out the START/STOP condition on SDA, a clock low error is generated. The CLERR interrupt flag is then set in the  $I^2C$  device goes to idle.

### 17.3.13 DMA Support

The I<sup>2</sup>C module has full DMA support. A request for the DMA controller to write to the I<sup>2</sup>C transmit buffer can come from TXBL (transmit buffer has room for more data). The DMA controller can write to the transmit buffer using the I2Cn\_TXDATA or the I2Cn\_TXDOUBLE register. In order to write to the I2Cn\_TXDOUBLE register (i.e., transferring 2 bytes simultaneously to the transmit buffer using the DMA), DMA\_USEBURSTS needs to be set to 1 for the selected DMA channel. This ensures that the transfer is made to the transmit buffer only when both buffer elements are empty. For performing a DMA write to the I2Cn\_TXDATA register, DMA\_USEBURSTC needs to be set to 1 for the selected DMA channel. This ensures that a DMA transfer is made even when the transmit buffer is half-empty.

A request for the DMA controller to read from the I<sup>2</sup>C receive buffer can come from RXDATAV (data available in the receive buffer). To receive from I2Cn\_RXDOUBLE (i.e., receive only when both buffer elements are full), DMA\_USEBURSTS needs to be set to 1 for the selected DMA channel. In order to receive from I2Cn\_RXDATA through the DMA, DMA\_USEBURSTC needs to be set to 1. This ensures that the data gets picked up even when the receive buffer is half-full.

### 17.3.14 Interrupts

The interrupts generated by the  $I^2C$  module are combined into one interrupt vector,  $I2C_INT$ . If  $I^2C$  interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in  $I2Cn_IEN$  are set.

### 17.3.15 Wake-up

The I<sup>2</sup>C receive section can be active all the way down to energy mode EM3 Stop, and can wake up the CPU on address interrupt. All address match modes are supported.

# 17.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	I2Cn_CTRL	RW	Control Register
0x004	I2Cn_CMD	W1	Command Register
0x008	I2Cn_STATE	R	State Register
0x00C	I2Cn_STATUS	R	Status Register
0x010	I2Cn_CLKDIV	RW	Clock Division Register
0x014	I2Cn_SADDR	RW	Slave Address Register
0x018	I2Cn_SADDRMASK	RW	Slave Address Mask Register
0x01C	I2Cn_RXDATA	R(a)	Receive Buffer Data Register
0x020	I2Cn_RXDOUBLE	R(a)	Receive Buffer Double Data Register
0x024	I2Cn_RXDATAP	R	Receive Buffer Data Peek Register
0x028	I2Cn_RXDOUBLEP	R	Receive Buffer Double Data Peek Register
0x02C	I2Cn_TXDATA	W	Transmit Buffer Data Register
0x030	I2Cn_TXDOUBLE	W	Transmit Buffer Double Data Register
0x034	I2Cn_IF	R	Interrupt Flag Register
0x038	I2Cn_IFS	W1	Interrupt Flag Set Register
0x03C	I2Cn_IFC	(R)W1	Interrupt Flag Clear Register
0x040	I2Cn_IEN	RW	Interrupt Enable Register
0x044	I2Cn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x048	I2Cn_ROUTELOC0	RW	I/O Routing Location Register

### 17.5 Register Description

### 17.5.1 I2Cn\_CTRL - Control Register

Offset															Ві	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			•		•										0x0		0		6	) N			6	OXO	0	0	0	0	0	0	0	0
Access															R M		₩ W		ž	<u>}</u>			á	<u>}</u>	R W	R.	₽	R.	\ N	RW	R M M	RW
Name															CLTO		GIBITO		C	2				Y E J	TXBIL	GCAMEN	ARBDIS	AUTOSN	AUTOSE	AUTOACK	SLAVE	N H

Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure co tions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
18:16	CLTO	0x0	RW	Clock Low Timeout

Use to generate a timeout when CLK has been low for the given amount of time. Wraps around and continues counting when the timeout is reached. The timeout value can be calculated by

timeout =  $PCC/(f_{SCL} x (N_{low} + N_{high}))$ 

	Value	Mode	Description
	0	OFF	Timeout disabled
	1	40PCC	Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout.
	2	80PCC	Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout.
	3	160PCC	Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout.
	4	320PCC	Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout.
	5	1024PCC	Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout.
15	GIBITO	0 RV	V Go Idle on Bus Idle Timeout
	When set, the bus a	utomatically goes idle	on a bus idle timeout, allowing new transfers to be initiated.
	Value		Description
	0		A bus idle timeout has no effect on the bus state.
	1		A bus idle timeout tells the $\rm I^2C$ module that the bus is idle, allowing new transfers to be initiated.
14	Reserved	To ensure compat	ibility with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
13:12	BITO	0x0	RW	Bus Idle Timeout

Use to generate a timeout when SCL has been high for a given amount time between a START and STOP condition. When in a bus transaction, i.e. the BUSY flag is set, a timer is started whenever SCL goes high. When the timer reaches the value defined by BITO, it sets the BITO interrupt flag. The BITO interrupt flag will then be set periodically as long as SCL remains high. The bus idle timeout is active as long as BUSY is set. It is thus stopped automatically on a timeout if GIBITO is set. It is also stopped a STOP condition is detected and when the ABORT command is issued. The timeout is activated whenever the bus goes BUSY, i.e. a START condition is detected. The timeout value can be calculated by

timeout = 
$$PCC/(f_{SCL} x (N_{low} + N_{high}))$$

	Value	Mode	Description
	0	OFF	Timeout disabled
	1	40PCC	Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout.
	2	80PCC	Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout.
	3	160PCC	Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout.
1:10	Reserved	To ensure compatible tions	lity with future devices, always write bits to 0. More information in 1.2 Conven
):8	CLHR	0x0 RW	Clock Low High Ratio
	Determines the	ratio between the low and h	igh parts of the clock signal generated on SCL as master.
	Value	Mode	Description
	0	STANDARD	The ratio between low period and high period counters (N <sub>low</sub> :N <sub>high</sub> ) is 4:4
	1	ASYMMETRIC	The ratio between low period and high period counters ( $N_{low}$ : $N_{high}$ ) is 6:3
	2	FAST	The ratio between low period and high period counters ( $N_{low}$ : $N_{high}$ ) is 11:6
,	TXBIL	0 RW	TX Buffer Interrupt Level
	Determines the	interrupt and status level of	the transmit buffer.
	Value	Mode	Description
	0	EMPTY	TXBL status and the TXBL interrupt flag are set when the transmit buf- fer becomes empty. TXBL is cleared when the buffer becomes non- empty.
	1	HALFFULL	TXBL status and the TXBL interrupt flag are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full.
;	GCAMEN	0 RW	General Call Address Match Enable
	Set to enable ad	dress match on general cal	I in addition to the programmed slave address.
	Value		Description

Bit	Name	Reset	Access	Description
-טונ	name 1		— Access	When a general call address is received, a software response is re-
				quired.
5	ARBDIS	0	RW	Arbitration Disable
	A master or slave	e will not release t	he bus upon l	losing arbitration.
	Value		-	Description
	0			When a device loses arbitration, the ARB interrupt flag is set and the bus is released.
	1			When a device loses arbitration, the ARB interrupt flag is set, but communication proceeds.
4	AUTOSN	0	RW	Automatic STOP on NACK
	Write to 1 to mak	ke a master transn	nitter send a S	STOP when a NACK is received from a slave.
	Value			Description
	0			Stop is not automatically sent if a NACK is received from a slave.
	1			The master automatically sends a STOP if a NACK is received from a slave.
3	AUTOSE	0	RW	Automatic STOP When Empty
	Write to 1 to mak	ke a master transn	nitter send a S	STOP when no more data is available for transmission.
	Value			Description
	0			A stop must be sent manually when no more data is to be transmitted.
	1			The master automatically sends a STOP when no more data is available for transmission.
2	AUTOACK	0	RW	Automatic Acknowledge
	Set to enable au	tomatic acknowled	dges.	
	Value			Description
	0			Software must give one ACK command for each ACK transmitted on the I <sup>2</sup> C bus.
	1			Addresses that are not automatically NACK'ed, and all data is automatically acknowledged.
1	SLAVE	0	RW	Addressable as Slave
	Set this bit to allo	ow the device to be	e selected as	an I <sup>2</sup> C slave.
	Value			Description
	0			All addresses will be responded to with a NACK
	1			Addresses matching the programmed slave address or the general call address (if enabled) require a response from software. Other addresses are automatically responded to with a NACK.
0	EN	0	RW	I <sup>2</sup> C Enable
	Use this bit to en	able or disable the	e I <sup>2</sup> C module.	

Bit	Name	Reset	Access	Description
	Value			Description
	0			The I <sup>2</sup> C module is disabled. And its internal state is cleared
	1			The I <sup>2</sup> C module is enabled.

# 17.5.2 I2Cn\_CMD - Command Register

Offset															Ві	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset																									0	0	0	0	0	0	0	0
Access																									×	×	×	×	×	W	×	<b>M</b>
Name																									CLEARPC	CLEARTX	ABORT	CONT	NACK	ACK	STOP	START

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	CLEARPC	0	W1	Clear Pending Commands
	Set to clear pend	ing commands.		
6	CLEARTX	0	W1	Clear TX
	Set to clear trans	mit buffer and shi	ft register. Wi	ll not abort ongoing transfer.
5	ABORT	0	W1	Abort Transmission
				to idle. When used in combination with STOP, a STOP condition is sent as on. The stop condition is subject to clock synchronization.
4	CONT	0	W1	Continue Transmission
	Set to continue tr	ansmission after	a NACK has b	peen received.
3	NACK	0	W1	Send NACK
	Set to transmit a	NACK the next tir	ne an acknow	vledge is required.
2	ACK	0	W1	Send ACK
	Set to transmit ar	n ACK the next tin	ne an acknow	rledge is required.
1	STOP	0	W1	Send Stop Condition
	Set to send stop	condition as soon	as possible.	
0	START	0	W1	Send Start Condition
	as soon as the b	us is idle. If the cu	ırrent transmi	If a transmission is ongoing and not owned, the start condition will be sent ssion is owned by this module, a repeated start condition will be sent. Use atically send a STOP, then a START when the bus becomes idle.

# 17.5.3 I2Cn\_STATE - State Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																						'		•		0×0		0	0	0	0	_
Access																										œ		22	œ	œ	œ	<u>~</u>
Name																										STATE		BUSHOLD	NACKED	TRANSMITTER	MASTER	BUSY

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:5	STATE	0x0	R	Transmission State
	The state of any cui	rrent transmission	. Cleared if	the I <sup>2</sup> C module is idle.
	Value	Mode		Description
	0	IDLE		No transmission is being performed.
	1	WAIT		Waiting for idle. Will send a start condition as soon as the bus is idle.
	2	START		Start transmitted or received
	3	ADDR		Address transmitted or received
	4	ADDRACK		Address ack/nack transmitted or received
	5	DATA		Data transmitted or received
	6	DATAACK		Data ack/nack transmitted or received
4	BUSHOLD	0	R	Bus Held
	Set if the bus is curr	rently being held b	by this I <sup>2</sup> C i	module.
3	NACKED	0	R	Nack Received
	Set if a NACK was i	received and STA	TE is ADDI	RACK or DATAACK.
2	TRANSMITTER	0	R	Transmitter
	Set when operating receiver, a slave rec			slave transmitter. When cleared, the system may be operating as a maste not known.
1	MASTER	0	R	Master
	Set when operating	as an I <sup>2</sup> C master	. When clea	ared, the system may be operating as an I <sup>2</sup> C slave.

idle timeout to force the I<sup>2</sup>C module out of the BUSY state.

# 17.5.4 I2Cn\_STATUS - Status Register

Offset	Bit Position								
0x00C	33       34       35       36       37       38       39       30       30       30       31       32       33       34       35       36       37       38       30       30       30       30       40 <th>6</th> <th>8</th> <th>۷ ع</th> <th>2</th> <th>4</th> <th>3</th> <th>2</th> <th>- 0</th>	6	8	۷ ع	2	4	3	2	- 0
Reset		0	0	~ c	0	0	0	0	0 0
Access		R	<u>~</u>	<u>م</u> م	2 2	~	22	R	<u>م</u> م
Name		RXFULL	RXDATAV	TXBL	PABORT	PCONT	PNACK	AC	PSTOP

-				
Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9	RXFULL	0	R	RX FIFO Full
	Set when the receive for one more frame in			n the receive buffer is no longer full. When this bit is set, there is still room
8	RXDATAV	0	R	RX Data Valid
	Set when data is avai	lable in the rece	ive buffer.	Cleared when the receive buffer is empty.
7	TXBL	1	R	TX Buffer Level
	Indicates the level of	the transmit buff	er. Set whe	en the transmit buffer is empty, and cleared when it is full.
6	TXC	0	R	TX Complete
	Set when a transmiss sion starts.	ion has complet	ed and no	more data is available in the transmit buffer. Cleared when a new transmis-
5	PABORT	0	R	Pending Abort
	An abort is pending a	nd will be transn	nitted as so	oon as possible.
4	PCONT	0	R	Pending Continue
	A continue is pending	and will be tran	smitted as	soon as possible.
3	PNACK	0	R	Pending NACK
	A not-acknowledge is	pending and wi	ll be transr	mitted as soon as possible.
2	PACK	0	R	Pending ACK
	An acknowledge is pe	ending and will b	e transmitt	ted as soon as possible.
1	PSTOP	0	R	Pending STOP
	A stop condition is pe	nding and will be	e transmitt	ed as soon as possible.
0	PSTART	0	R	Pending START
	A start condition is pe	nding and will b	e transmitt	ed as soon as possible.

# 17.5.5 I2Cn\_CLKDIV - Clock Division Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset																												000x0			•	
Access																												R ≪				
Name																												DIV				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure co tions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	DIV	0x000	RW	Clock Divider
	Specifies the clock d	ivider for the I <sup>2</sup> C	. Note that	DIV must be 1 or higher when slave is enabled.

# 17.5.6 I2Cn\_SADDR - Slave Address Register

Offset															Bi	t Pc	sitio	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				•					•				•	•	•	•												00X0				
Access																												ΑW				
Name																												ADDR				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:1	ADDR	0x00	RW	Slave Address
	Specifies the slave ad	Idress of the dev	/ice.	
0	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 17.5.7 I2Cn\_SADDRMASK - Slave Address Mask Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	1	10	တ	∞	7	9	5	4	3	2	_	0
Reset		•		•				•						•	•	•								•			•	00×0	•			
Access																												₽				
Name																												MASK				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:1	MASK	0x00	RW	Slave Address Mask
	Specifies the significa will only match the ex			s. Setting the mask to 0x00 will match all addresses, while setting it to 0x7F DDR.
0	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 17.5.8 I2Cn\_RXDATA - Receive Buffer Data Register (Actionable Reads)

Offset															Bi	t Po	sitio	on														
0x01C	31	30	53	78	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Reset			•				•		•											•								2	0000			
Access																												0	צ			
Name																												\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	KADAIA			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATA	0x00	R	RX Data
	Use this register to	read from the r	eceive buffer	. Buffer is emptied on read access.

# 17.5.9 I2Cn\_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset		•	•										'	'						2	0000								0000			
Access																				۵	۷							۵	۷			
Name																					<u>{</u>								סאואטאא			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:8	RXDATA1	0x00	R	RX Data 1
	Second byte read from	m buffer. Buffer i	s emptied	on read access.
7:0	RXDATA0	0x00	R	RX Data 0
	First byte read from b	uffer. Buffer is e	mptied on	read access.

# 17.5.10 I2Cn\_RXDATAP - Receive Buffer Data Peek Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•	•				•				•						•				•						2	000			
Access																												۵	۲			
Name																												O V T V T V D	ר או אטאא			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATAP	0x00	R	RX Data Peek
	Use this register to re	ead from the rec	eive buffer.	Buffer is not emptied on read access.

# 17.5.11 I2Cn\_RXDOUBLEP - Receive Buffer Double Data Peek Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•				•				•			•	•			•			nxn							0	0000			
Access																					צ							ſ	r			
Name																				, t	RADAIAF							( 	KXDAIAPO			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:8	RXDATAP1	0x00	R	RX Data 1 Peek
	Second byte read from	m buffer. Buffer i	s not empt	tied on read access.
7:0	RXDATAP0	0x00	R	RX Data 0 Peek
	First byte read from b	uffer. Buffer is n	ot emptied	on read access.

# 17.5.12 I2Cn\_TXDATA - Transmit Buffer Data Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
Reset				•																								\ \ \	2000			
Access																												>	>			
Name																												ATACIATA	ל ל ל			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TXDATA	0x00	W	TX Data
	Use this register to w	rite a byte to the	e transmit b	uffer.

# 17.5.13 I2Cn\_TXDOUBLE - Transmit Buffer Double Data Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	ဝ	œ	7	ဖ	2	4	က	2	_	0
Reset			•			•	'						'	'					I		OXO							OXO				
Access																				3	>							≥	:			
Name																				+ -	IADAIAI							TXDATAD				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:8	TXDATA1	0x00	W	TX Data
	Second byte to write	to buffer.		
7:0	TXDATA0	0x00	W	TX Data
	First byte to write to b	ouffer.		

# 17.5.14 I2Cn\_IF - Interrupt Flag Register

Offset	Bit Position
0x034	1     1
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Access	
Name	CLERR RXFULL SSTOP CLTO BITO RXUF TXOF BUSERR ARBLOST MSTOP NACK ACK RXDATAV TXBL TXBL TXC ADDR

				SS- SS- SS- SS- SS- SS- SS- SS- SS- SS-
Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	R	Clock Low Error Interrupt Flag
	Set when the clock	k is pulled low bef	ore a STAR	T or a STOP condition could be transmitted.
17	RXFULL	0	R	Receive Buffer Full Interrupt Flag
	Set when the rece	ive buffer become	es full.	
16	SSTOP	0	R	Slave STOP Condition Interrupt Flag
	Set when a STOP	condition has bee	en received.	Will be set regardless of the slave being involved in the transaction or not.
15	CLTO	0	R	Clock Low Timeout Interrupt Flag
	Set on each clock	low timeout. The	timeout valu	e can be set in CLTO bit field in the I2Cn_CTRL register.
14	ВІТО	0	R	Bus Idle Timeout Interrupt Flag
	Set on each bus id	lle timeout. The ti	meout value	can be set in the BITO bit field in the I2Cn_CTRL register.
13	RXUF	0	R	Receive Buffer Underflow Interrupt Flag
				rough the I2Cn_RXDATA register while the receive buffer is empty. It is also JBLE while the buffer is not full.
12	TXOF	0	R	Transmit Buffer Overflow Interrupt Flag
	Set when data is v	vritten to the trans	smit buffer w	hile the transmit buffer is full.
11	BUSHOLD	0	R	Bus Held Interrupt Flag
	Set when the bus	becomes held by	the I <sup>2</sup> C mod	ule.
10	BUSERR	0	R	Bus Error Interrupt Flag
	Set when a bus er	ror is detected. TI	ne bus error	is resolved automatically, but the current transfer is aborted.
9	ARBLOST	0	R	Arbitration Lost Interrupt Flag
	Set when arbitration	on is lost.		
8	MSTOP	0	R	Master STOP Condition Interrupt Flag
	Set when a STOP condition, then the			ully transmitted. If arbitration is lost during the transmission of the STOP set.
7	NACK	0	R	Not Acknowledge Received Interrupt Flag
	Set when a NACK	has been receive	ed.	
6	ACK	0	R	Acknowledge Received Interrupt Flag
	Set when an ACK	has been receive	d.	

Bit	Name	Reset	Access	Description
5	RXDATAV	0	R	Receive Data Valid Interrupt Flag
	Set when data is	available in the re	eceive buffer.	Cleared automatically when the receive buffer is read.
4	TXBL	1	R	Transmit Buffer Level Interrupt Flag
	Set when the tra	nsmit buffer becor	mes empty. Cl	leared automatically when new data is written to the transmit buffer.
3	TXC	0	R	Transfer Completed Interrupt Flag
	Set when the tra	nsmit shift registe	r becomes em	npty and there is no more data in the transmit buffer.
2	ADDR	0	R	Address Interrupt Flag
	Set when incomi	ng address is acc	epted, i.e. owi	n address or general call address is received.
1	RSTART	0	R	Repeated START Condition Interrupt Flag
	Set when a repea	ated start conditio	n is detected.	
0	START	0	R	START Condition Interrupt Flag
	Set when a start	condition is succe	essfully transm	nitted.

# 17.5.15 I2Cn\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
Access														W	W	×	W	W	W	W	W	M	W	W	W	<b>M</b>			×	M	N V	W1
Name														CLERR	RXFULL	SSTOP	СГТО	BITO	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK			TXC	ADDR	RSTART	START

Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure c	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	W1	Set CLERR Interrupt Flag
	Write 1 to set the C	CLERR interrupt	flag	
17	RXFULL	0	W1	Set RXFULL Interrupt Flag
	Write 1 to set the F	XFULL interrupt	flag	
16	SSTOP	0	W1	Set SSTOP Interrupt Flag
	Write 1 to set the S	STOP interrupt	flag	
15	CLTO	0	W1	Set CLTO Interrupt Flag
	Write 1 to set the C	LTO interrupt fla	ıg	
14	ВІТО	0	W1	Set BITO Interrupt Flag
	Write 1 to set the E	ITO interrupt flag	g	
13	RXUF	0	W1	Set RXUF Interrupt Flag
	Write 1 to set the F	XUF interrupt fla	ag	
12	TXOF	0	W1	Set TXOF Interrupt Flag
	Write 1 to set the T	XOF interrupt fla	ag	
11	BUSHOLD	0	W1	Set BUSHOLD Interrupt Flag
	Write 1 to set the B	USHOLD interru	upt flag	
10	BUSERR	0	W1	Set BUSERR Interrupt Flag
	Write 1 to set the B	USERR interrup	ot flag	
9	ARBLOST	0	W1	Set ARBLOST Interrupt Flag
	Write 1 to set the A	RBLOST interru	pt flag	
8	MSTOP	0	W1	Set MSTOP Interrupt Flag
	Write 1 to set the M	ISTOP interrupt	flag	
7	NACK	0	W1	Set NACK Interrupt Flag
	Write 1 to set the N	IACK interrupt fla	ag	
6	ACK	0	W1	Set ACK Interrupt Flag
	Write 1 to set the A	CK interrupt flag	)	
5:4	Reserved	· · · · · ·	•	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description						
3	TXC	0	W1	Set TXC Interrupt Flag						
	Write 1 to set the	Vrite 1 to set the TXC interrupt flag								
2	ADDR	0	W1	Set ADDR Interrupt Flag						
	Write 1 to set the ADDR interrupt flag									
1	RSTART	0	W1	Set RSTART Interrupt Flag						
	Write 1 to set the RSTART interrupt flag									
0	START	0	W1	Set START Interrupt Flag						
	Write 1 to set the START interrupt flag									

# 17.5.16 I2Cn\_IFC - Interrupt Flag Clear Register

Offset											Bi	t Po	siti	on														
0x03C	30 29	28	26	25	3 2	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Reset										0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
Access										(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1			(R)W1	(R)W1	(R)W1	(R)W1
Name										CLERR	RXFULL	SSTOP	CLTO	ВІТО	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK			TXC	ADDR	RSTART	START
Bit	Name			Rese	t		Ac	cess	s D	)esc	crip	tion																
31:19	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions									7-																		
18	CLERR 0 (R)W1 Clear CLERR Interrupt Flag																											
	Write 1 to clear the CLERR interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).								3																			
17 RXFULL 0 (R)W1 Clear RXFULL Interrupt Flag																												
	Write 1 to clear the RXFULL interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).							S																				
16	SSTOP			0			(R)	<b>W</b> 1	C	Clea	r SS	STO	P In	iterr	upt	Fla	g											
	Write 1 to clear the SSTOP interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).							3																				
15	CLTO			0			(R)	W1	C	lea	r Cl	LTO	Inte	erru	pt F	lag												
		Write 1 to clear the CLTO interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).																										
14	ВІТО			0			(R)	W1	C	lea	r Bl	то	Inte	rrup	ot F	lag												
	Write 1 to o									turn	s th	e va	alue	of th	ne IF	- an	d cle	ears	the	cor	resp	ond	ling	intei	rrupt	flag	gs	
13	RXUF			0			(R)	W1	C	Clea	r R	XUF	Inte	erru	pt F	lag												
	Write 1 to o									eturi	ns tl	he v	alue	e of t	the I	IF aı	nd c	lear	s the	e co	rres	pon	ding	inte	errup	ot fla	gs	
12	TXOF			0			(R)	W1	C	lea	r T)	(OF	Inte	erru	pt F	lag												
	Write 1 to o									eturr	ns th	ne v	alue	of t	he I	F ar	nd c	lear	s the	e co	rres	pon	ding	inte	errup	t fla	gs	
11	BUSHOLD			0			(R)	<b>W</b> 1	C	Clea	r Bl	USH	IOL	D In	terr	upt	Flag	9										
	Write 1 to of flags (This										retu	rns	the	valu	e of	the	IF a	nd (	clea	rs th	ne co	orre	spor	ndin	g int	erru	pt	
10	BUSERR 0 (R)W1 Clear BUSERR Interrupt Flag																											
	Write 1 to o									g re	eturr	ns th	ie va	alue	of t	he II	F an	d cl	ears	the	cor	resp	onc	ding	inte	rrup	t flaç	gs

(R)W1

**Clear ARBLOST Interrupt Flag** 

Write 1 to clear the ARBLOST interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags

(This feature must be enabled globally in MSC.).

**ARBLOST** 

9

Bit	Name	Reset	Access	Description								
8	MSTOP	0	(R)W1	Clear MSTOP Interrupt Flag								
		:he MSTOP interruլ st be enabled glob		ing returns the value of the IF and clears the corresponding interrupt flags								
7	NACK	0	(R)W1	Clear NACK Interrupt Flag								
	Write 1 to clear the NACK interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt fla (This feature must be enabled globally in MSC.).											
6	ACK	0	(R)W1	Clear ACK Interrupt Flag								
		Write 1 to clear the ACK interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).										
5:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
3	TXC	0	(R)W1	Clear TXC Interrupt Flag								
	Write 1 to clear the TXC interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags feature must be enabled globally in MSC.).											
2	ADDR	0	(R)W1	Clear ADDR Interrupt Flag								
	Write 1 to clear the ADDR interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt (This feature must be enabled globally in MSC.).											
1	RSTART	0	(R)W1	Clear RSTART Interrupt Flag								
	Write 1 to clear the RSTART interrupt flag. Reading returns the value of the IF and clears the corresponding inter (This feature must be enabled globally in MSC.).											
0	START	0	(R)W1	Clear START Interrupt Flag								
	Write 1 to clear the START interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt (This feature must be enabled globally in MSC.).											

# 17.5.17 I2Cn\_IEN - Interrupt Enable Register

Offset															Ві	it Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access														₩ M	W.	₩ M	RW	₩ W	Z.	₩ M	RW	W.	RW	W.	R W	RW W	Z.	₩ W	₽	₽	₽	RW
Name														CLERR	RXFULL	SSTOP	CLTO	ВІТО	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK	RXDATAV	TXBL	TXC	ADDR	RSTART	START

Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	RW	CLERR Interrupt Enable
	Enable/disable th	ne CLERR interrupt		
17	RXFULL	0	RW	RXFULL Interrupt Enable
	Enable/disable th	ne RXFULL interrupt		
16	SSTOP	0	RW	SSTOP Interrupt Enable
	Enable/disable th	ne SSTOP interrupt		
15	CLTO	0	RW	CLTO Interrupt Enable
	Enable/disable th	ne CLTO interrupt		
14	BITO	0	RW	BITO Interrupt Enable
	Enable/disable th	ne BITO interrupt		
13	RXUF	0	RW	RXUF Interrupt Enable
	Enable/disable th	ne RXUF interrupt		
12	TXOF	0	RW	TXOF Interrupt Enable
	Enable/disable th	ne TXOF interrupt		
11	BUSHOLD	0	RW	BUSHOLD Interrupt Enable
	Enable/disable th	ne BUSHOLD interrup	ot	
10	BUSERR	0	RW	BUSERR Interrupt Enable
	Enable/disable th	ne BUSERR interrupt		
9	ARBLOST	0	RW	ARBLOST Interrupt Enable
	Enable/disable th	ne ARBLOST interrup	t	
8	MSTOP	0	RW	MSTOP Interrupt Enable
	Enable/disable th	ne MSTOP interrupt		
7	NACK	0	RW	NACK Interrupt Enable
	Enable/disable th	ne NACK interrupt		
6	ACK	0	RW	ACK Interrupt Enable
	Enable/disable th	ne ACK interrupt		

Bit	Name	Reset	Access	Description
5	RXDATAV	0	RW	RXDATAV Interrupt Enable
	Enable/disable the RX	CDATAV interrup	t	
4	TXBL	0	RW	TXBL Interrupt Enable
	Enable/disable the TX	(BL interrupt		
3	TXC	0	RW	TXC Interrupt Enable
	Enable/disable the TX	(C interrupt		
2	ADDR	0	RW	ADDR Interrupt Enable
	Enable/disable the AD	DDR interrupt		
1	RSTART	0	RW	RSTART Interrupt Enable
	Enable/disable the RS	START interrupt		
0	START	0	RW	START Interrupt Enable
	Enable/disable the ST	ART interrupt		

# 17.5.18 I2Cn\_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	6	8	7	9	2	4	က	2	_	0
Reset																															0	0
Access																															RW	RW
Name																															SCLPEN	SDAPEN

Bit	Name	Reset	Access	Description							
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-							
1	SCLPEN	0	RW	SCL Pin Enable							
	When set, the SCL pi	n of the I <sup>2</sup> C is e	nabled.								
0	SDAPEN	0	RW	SDA Pin Enable							
	When set, the SDA pi	When set, the SDA pin of the I <sup>2</sup> C is enabled.									

# 17.5.19 I2Cn\_ROUTELOC0 - I/O Routing Location Register


17.5.19	2011_110			.,			9 –				9.0	tei																		
Offset													Ві	it I	Pos	ition														
0x048	30	53	28	26	25	44	23	22	7	20	19	18	17	0	با ع	<u>5</u> 4	13	,	7 7	9		ာ ထ	/	9	2	4	ω c	1 4	-	0
Reset																				0x0							00×0			
Access																				S ≷							₩ M			
																											၁			
Name																				SCLLOC							SDALOC			
		_																		<i>o</i>							o o			
Bit	Name				Res					cess		Des																		
31:14	Reserve	∍d			To e		ire d	com	pati	bility	/ Wİ	th fu	ture	d	levid	es, al	way	/S	write	bits	to	0. Mc	re ir	nforn	natio	on in	1.2 C	onv	en-	-
13:8	SCLLO	С			0x00	)			RW	/		I/O I	Loca	ati	ion															
	Decides	the	locati	on o	f the I	<sup>2</sup> C	SCI	L pir	۱.																					
	Value				Mod	е						Des	cript	tio	n															-
	0				LOC	0						Loca	atior	ո 0	)															_
	1				LOC	1						Loca	atior	า 1	1															
	2				LOC	2						Loca	atior	า 2	2															
	3				LOC	3						Loca	atior	n 3	3															
	4				LOC	4						Loca	atior	า 4	1															
	5				LOC	5						Loca	atior	า 5	5															
	6				LOC	6						Loca	atior	า 6	3															
	7				LOC	7						Loca	atior	า 7	7															
	8				LOC	8						Loca	atior	า 8	3															
	9				LOC	9						Loca	atior	า 9	9															
	10				LOC	10						Loca	atior	า 1	10															
	11				LOC							Loca																		
	12				LOC							Loca																		
	13				LOC							Loca																		
	14				LOC							Loca																		
	15				LOC							Loca																		
	16				LOC							Loca																		
	17				LOC							Loca																		
	18				LOC							Loca																		
	19				LOC							Loca																		
	20				LOC							Loca																		
	21				LOC							Loca																		
	22				LOC	22						Loca	atior	า 2	22															

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
7:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	SDALOC	0x00	RW	I/O Location
	Decides the loc	ation of the I <sup>2</sup> C SDA	pin.	
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
	8	LOC8		Location 8
	9	LOC9		Location 9
	10	LOC10		Location 10
	11	LOC11		Location 11
	12	LOC12		Location 12
	13	LOC13		Location 13
	14	LOC14		Location 14
	15	LOC15		Location 15
	16	LOC16		Location 16
	17	LOC17		Location 17
	18	LOC18		Location 18
	19	LOC19		Location 19
	20	LOC20		Location 20
	21	LOC21		Location 21
	22	LOC22		Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
	-			

# 18. USART - Universal Synchronous Asynchronous Receiver/Transmitter





### **Quick Facts**

### What?

The USART handles high-speed UART, SPI-bus, SmartCards, and IrDA communication.

### Why?

Serial communication is frequently used in embedded systems and the USART allows efficient communication with a wide range of external devices.

### How?

The USART has a wide selection of operating modes, frame formats and baud rates. The multi-processor mode allows the USART to remain idle when not addressed. Triple buffering and DMA support makes high data-rates possible with minimal CPU intervention and it is possible to transmit and receive large frames while the MCU remains in EM1 Sleep.

# 18.1 Introduction

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 Smart-Cards, and IrDA devices.

### 18.2 Features

- · Asynchronous and synchronous (SPI) communication
- · Full duplex and half duplex
- Separate TX/RX enable
- · Separate receive / transmit multiple entry buffers, with additional separate shift registers
- Programmable baud rate, generated as an fractional division from the peripheral clock (HFPERCLK<sub>USARTn</sub>)
- · Max bit-rate
  - SPI master mode, peripheral clock rate/2
  - SPI slave mode, peripheral clock rate/8
  - UART mode, peripheral clock rate/16, 8, 6, or 4
- · Asynchronous mode supports
  - · Majority vote baud-reception
  - · False start-bit detection
  - · Break generation/detection
  - · Multi-processor mode
- · Synchronous mode supports
  - · All 4 SPI clock polarity/phase configurations
  - · Master and slave mode
- · Data can be transmitted LSB first or MSB first
- Configurable number of data bits, 4-16 (plus the parity bit, if enabled)
  - · HW parity bit generation and check
- Configurable number of stop bits in asynchronous mode: 0.5, 1, 1.5, 2
- · HW collision detection
- · Multi-processor mode
- IrDA modulator
- · SmartCard (ISO7816) mode
- · I2S mode
- Separate interrupt vectors for receive and transmit interrupts
- · Loopback mode
  - · Half duplex communication
  - · Communication debugging
- · PRS RX input
- · 8 bit Timer
- · Hardware Flow Control
- · Automatic Baud Rate Detection

# 18.3 Functional Description

An overview of the USART module is shown in Figure 18.1 USART Overview on page 548.

This section describes all possible USART features. Refer to the device data sheet to see what features a specific USART instance supports.




Figure 18.1. USART Overview

# 18.3.1 Modes of Operation

The USART operates in either asynchronous or synchronous mode.

In synchronous mode, a separate clock signal is transmitted with the data. This clock signal is generated by the bus master, and both the master and slave sample and transmit data according to this clock. Both master and slave modes are supported by the USART. The synchronous communication mode is compatible with the Serial Peripheral Interface Bus (SPI) standard.

In asynchronous mode, no separate clock signal is transmitted with the data on the bus. The USART receiver thus has to determine where to sample the data on the bus from the actual data. To make this possible, additional synchronization bits are added to the data when operating in asynchronous mode, resulting in a slight overhead.

Asynchronous or synchronous mode can be selected by configuring SYNC in USARTn\_CTRL. The options are listed with supported protocols in Table 18.1 USART Asynchronous Vs. Synchronous Mode on page 549. Full duplex and half duplex communication is supported in both asynchronous and synchronous mode.

Table 18.1. USART Asynchronous Vs. Synchronous Mode

SYNC	Communication Mode	Supported Protocols
0	Asynchronous	RS-232, RS-485 (w/external driver), IrDA, ISO 7816
1	Synchronous	SPI, MicroWire, 3-wire

Table 18.2 USART Pin Usage on page 549 explains the functionality of the different USART pins when the USART operates in different modes. Pin functionality enclosed in square brackets is optional, and depends on additional configuration parameters. LOOPBK and MASTER are discussed in 18.3.2.14 Local Loopback and 18.3.3.3 Master Mode respectively.

Table 18.2. USART Pin Usage

SYNC	LOOPBK	MASTER		Pin functionality									
SINC	LOOPBR	WASTER	U(S)n_TX (MOSI)	U(S)n_RX (MISO)	USn_CLK	USn_CS							
0	0	x	Data out	Data in	-	[Driver enable]							
0	1	х	Data out/in	-	-	[Driver enable]							
1	0	0	Data in	Data out	Clock in	Slave select							
1	0	1	Data out	Data in	Clock out	[Auto slave select]							
1	1	0	Data out/in	-	Clock in	Slave select							
1	1	1	Data out/in	-	Clock out	[Auto slave select]							

# 18.3.2 Asynchronous Operation

### 18.3.2.1 Frame Format

The frame format used in asynchronous mode consists of a set of data bits in addition to bits for synchronization and optionally a parity bit for error checking. A frame starts with one start-bit (S), where the line is driven low for one bit-period. This signals the start of a frame, and is used for synchronization. Following the start bit are 4 to 16 data bits and an optional parity bit. Finally, a number of stop-bits, where the line is driven high, end the frame. An example frame is shown in Figure 18.2 USART Asynchronous Frame Format on page 550.




Figure 18.2. USART Asynchronous Frame Format

The number of data bits in a frame is set by DATABITS in USARTn\_FRAME, see Table 18.3 USART Data Bits on page 550, and the number of stop-bits is set by STOPBITS in USARTn\_FRAME, see Table 18.4 USART Stop Bits on page 550. Whether or not a parity bit should be included, and whether it should be even or odd is defined by PARITY, also in USARTn\_FRAME. For communication to be possible, all parties of an asynchronous transfer must agree on the frame format being used.

Table 18.3. USART Data Bits

DATA BITS [3:0]	Number of Data bits
0001	4
0010	5
0011	6
0100	7
0101	8 (Default)
0110	9
0111	10
1000	11
1001	12
1010	13
1011	14
1100	15
1101	16

Table 18.4. USART Stop Bits

STOP BITS [1:0]	Number of Stop bits
00	0.5
01	1 (Default)
10	1.5
11	2

The order in which the data bits are transmitted and received is defined by MSBF in USARTn\_CTRL. When MSBF is cleared, data in a frame is sent and received with the least significant bit first. When it is set, the most significant bit comes first.

The frame format used by the transmitter can be inverted by setting TXINV in USARTn\_CTRL, and the format expected by the receiver can be inverted by setting RXINV in USARTn\_CTRL. These bits affect the entire frame, not only the data bits. An inverted frame has a low idle state, a high start-bit, inverted data and parity bits, and low stop-bits.

# 18.3.2.2 Parity Bit Calculation and Handling

When parity bits are enabled, hardware automatically calculates and inserts any parity bits into outgoing frames, and verifies the received parity bits in incoming frames. This is true for both asynchronous and synchronous modes, even though it is mostly used in asynchronous communication. The possible parity modes are defined in Table 18.5 USART Parity Bits on page 551. When even parity is chosen, a parity bit is inserted to make the number of high bits (data + parity) even. If odd parity is chosen, the parity bit makes the total number of high bits odd.

Table 18.5. USART Parity Bits

PARITY BITS [1:0]	Description
00	No parity bit (Default)
01	Reserved
10	Even parity
11	Odd parity

### 18.3.2.3 Clock Generation

The USART clock defines the transmission and reception data rate. When operating in asynchronous mode, the baud rate (bit-rate) is given by Figure 18.3 USART Baud Rate on page 552.

br = f<sub>HFPERCLK</sub>/(oversample x (1 + USARTn\_CLKDIV/256))

## Figure 18.3. USART Baud Rate

where f<sub>HFPERCLK</sub> is the peripheral clock (HFPERCLK<sub>USARTn</sub>) frequency and oversample is the oversampling rate as defined by OVS in USARTn\_CTRL, see Table 18.6 USART Oversampling on page 552.

Table 18.6. USART Oversampling

OVS [1:0]	Oversample
00	16
01	8
10	6
11	4

The USART has a fractional clock divider to allow the USART clock to be controlled more accurately than what is possible with a standard integral divider.

The clock divider used in the USART is a 20-bit value, with a 15-bit integral part and an 5-bit fractional part. The fractional part is configured in the lower 5 bits of DIV in USART\_CLKDIV.

Fractional clock division is implemented by distributing the selected fraction over thirty two baud periods. The fractional part of the divider tells how many of these periods should be extended by one peripheral clock cycle.

Given a desired baud rate brdesired, the clock divider USARTn\_CLKDIV can be calculated by using Figure 18.4 USART Desired Baud Rate on page 552:

USARTn\_CLKDIV = 256 x (fHFPERCLK/(oversample x brdesired) - 1)

### Figure 18.4. USART Desired Baud Rate

Table 18.7 USART Baud Rates @ 4MHz Peripheral Clock With 20 Bit CLKDIV on page 552 shows a set of desired baud rates and how accurately the USART is able to generate these baud rates when running at a 4 MHz peripheral clock, using 16x or 8x oversampling.

Table 18.7. USART Baud Rates @ 4MHz Peripheral Clock With 20 Bit CLKDIV

USARTn_OVS =00 Desired baud			USARTn_OVS =01			
rate [baud/s]	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %
600	415.6563	600.015	0.003	832.3438	599.9925	-0.001
1200	207.3438	1199.94	-0.005	415.6563	1200.03	0.003
2400	103.1563	2400.24	0.010	207.3438	2399.88	-0.005
4800	51.09375	4799.04	-0.020	103.1563	4800.48	0.010
9600	25.03125	9603.842	0.040	51.09375	9598.08	-0.020
14400	16.375	14388.49	-0.080	33.71875	14401.44	0.010
19200	12.03125	19184.65	-0.080	25.03125	19207.68	0.040
28800	7.6875	28776.98	-0.080	16.375	28776.98	-0.080

USARTn_OVS =00 Desired baud			USARTn_OVS =01			
rate [baud/s]	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %
38400	5.5	38461.54	0.160	12.03125	38369.3	-0.080
57600	3.34375	57553.96	-0.080	7.6875	57553.96	-0.080
76800	2.25	76923.08	0.160	5.5	76923.08	0.160
115200	1.15625	115942	0.644	3.34375	115107.9	-0.080
230400	0.09375	228571.4	-0.794	1.15625	231884.1	0.644

### 18.3.2.4 Auto Baud Detection

Setting AUTOBAUDEN in USARTn\_CLKDIV uses the first frame received to automatically set the baud rate provided that it contains 0x55 (IrDA uses 0x00). AUTOBAUDEN can be used in a simple LIN configuration to auto detect the SYNC byte. The receiver will measure the number of local clock cycles between the beginning of the START bit and the beginning of the 8th data bit. The DIV field in USARTn\_CLKDIV will be overwritten with the new value. The OVS in USARTn\_CTRL and the +1 count of the Baud Rate equation are already factored into the result that gets written into the DIV field. To restart autobaud detection, clear AUTOBAUDEN and set it high again. Since the auto baud detection is done over 8 baud times, only the upper 3 bits of the fractional part of the clock divider are populated.

### 18.3.2.5 Data Transmission

Asynchronous data transmission is initiated by writing data to the transmit buffer using one of the methods described in 18.3.2.6 Transmit Buffer Operation. When the transmission shift register is empty and ready for new data, a frame from the transmit buffer is loaded into the shift register, and if the transmitter is enabled, transmission begins. When the frame has been transmitted, a new frame is loaded into the shift register if available, and transmission continues. If the transmit buffer is empty, the transmitter goes to an idle state, waiting for a new frame to become available.

Transmission is enabled through the command register USARTn\_CMD by setting TXEN, and disabled by setting TXDIS in the same command register. When the transmitter is disabled using TXDIS, any ongoing transmission is aborted, and any frame currently being transmitted is discarded. When disabled, the TX output goes to an idle state, which by default is a high value. Whether or not the transmitter is enabled at a given time can be read from TXENS in USARTn\_STATUS.

When the USART transmitter is enabled and there is no data in the transmit shift register or transmit buffer, the TXC flag in USARTn\_STATUS and the TXC interrupt flag in USARTn\_IF are set, signaling that the transmission is complete. The TXC status flag is cleared when a new frame becomes available for transmission, but the TXC interrupt flag must be cleared by software.

### 18.3.2.6 Transmit Buffer Operation

The transmit-buffer is a multiple entry FIFO buffer. A frame can be loaded into the buffer by writing to USARTn\_TXDATA, USARTn\_TXDATAX, USARTn\_TXDOUBLE or USARTn\_TXDOUBLEX. Using USARTn\_TXDATA allows 8 bits to be written to the buffer, while using USARTn\_TXDOUBLE will write 2 frames of 8 bits to the buffer. If 9-bit frames are used, the 9th bit of the frames will in these cases be set to the value of BIT8DV in USARTn\_CTRL.

To set the 9th bit directly and/or use transmission control, USARTn\_TXDATAX and USARTn\_TXDOUBLEX must be used. USARTn\_TXDATAX allows 9 data bits to be written, as well as a set of control bits regarding the transmission of the written frame. Every frame in the buffer is stored with 9 data bits and additional transmission control bits. USARTn\_TXDOUBLEX allows two frames, complete with control bits to be written at once. When data is written to the transmit buffer using USARTn\_TXDATAX and USARTn\_TXDOUBLEX, the 9th bit(s) written to these registers override the value in BIT8DV in USARTn\_CTRL, and alone define the 9th bits that are transmitted if 9-bit frames are used. Figure 18.5 USART Transmit Buffer Operation on page 554 shows the basics of the transmit buffer when DATABITS in USARTn\_FRAME is configured to less than 10 bits.




Figure 18.5. USART Transmit Buffer Operation

When writing more frames to the transmit buffer than there is free space for, the TXOF interrupt flag in USARTn\_IF will be set, indicating the overflow. The data already in the transmit buffer is preserved in this case, and no data is written.

In addition to the interrupt flag TXC in USARTn\_IF and status flag TXC in USARTn\_STATUS which are set when the transmission is complete, TXBL in USARTn\_STATUS and the TXBL interrupt flag in USARTn\_IF are used to indicate the level of the transmit buffer. TXBIL in USARTn\_CTRL controls the level at which these bits are set. If TXBIL is cleared, they are set whenever the transmit buffer becomes empty, and if TXBIL is set, they are set whenever the transmit buffer goes from full to half-full or empty. Both the TXBL status flag and the TXBL interrupt flag are cleared automatically when their condition becomes false.

There is a TXIDLE status bit in USARTn\_STATUS to provide an indication of when the transmitter is idle. The combined count of TX buffer element 0, TX buffer element 1, and TX shift register is called TXBUFCNT in USARTn\_STATUS. For large frames, the count is only of TX buffer entry 0 and the TX shifter register.

The transmit buffer, including the transmit shift register can be cleared by setting CLEARTX in USARTn\_CMD. This will prevent the USART from transmitting the data in the buffer and shift register, and will make them available for new data. Any frame currently being transmitted will not be aborted. Transmission of this frame will be completed.

#### 18.3.2.7 Frame Transmission Control

The transmission control bits, which can be written using USARTn\_TXDATAX and USARTn\_TXDOUBLEX, affect the transmission of the written frame. The following options are available:

- Generate break: By setting TXBREAK, the output will be held low during the stop-bit period to generate a framing error. A receiver that supports break detection detects this state, allowing it to be used e.g. for framing of larger data packets. The line is driven high before the next frame is transmitted so the next start condition can be identified correctly by the recipient. Continuous breaks lasting longer than a USART frame are thus not supported by the USART. GPIO can be used for this.
- Disable transmitter after transmission: If TXDISAT is set, the transmitter is disabled after the frame has been fully transmitted.
- Enable receiver after transmission: If RXENAT is set, the receiver is enabled after the frame has been fully transmitted. It is enabled in time to detect a start-bit directly after the last stop-bit has been transmitted.
- Unblock receiver after transmission: If UBRXAT is set, the receiver is unblocked and RXBLOCK is cleared after the frame has been fully transmitted.
- Tristate transmitter after transmission: If TXTRIAT is set, TXTRI is set after the frame has been fully transmitted, tristating the transmitter output. Tristating of the output can also be performed automatically by setting AUTOTRI. If AUTOTRI is set TXTRI is always read as 0.

### Note:

When in SmartCard mode with repeat enabled, none of the actions, except generate break, will be performed until the frame is transmitted without failure. Generation of a break in SmartCard mode with repeat enabled will cause the USART to detect a NACK on every frame.

### 18.3.2.8 Data Reception

Data reception is enabled by setting RXEN in USARTn\_CMD. When the receiver is enabled, it actively samples the input looking for a transition from high to low indicating the start baud of a new frame. When a start baud is found, reception of the new frame begins if the receive shift register is empty and ready for new data. When the frame has been received, it is pushed into the receive buffer, making the shift register ready for another frame of data, and the receiver starts looking for another start baud. If the receive buffer is full, the received frame remains in the shift register until more space in the receive buffer is available. If an incoming frame is detected while both the receive buffer and the receive shift register are full, the data in the shift register is overwritten, and the RXOF interrupt flag in USARTn\_IF is set to indicate the buffer overflow.

The receiver can be disabled by setting the command bit RXDIS in USARTn\_CMD. Any frame currently being received when the receiver is disabled is discarded. Whether or not the receiver is enabled at a given time can be read out from RXENS in USARTn\_STATUS.

### 18.3.2.9 Receive Buffer Operation

When data becomes available in the receive buffer, the RXDATAV flag in USARTn\_STATUS, and the RXDATAV interrupt flag in USARTn\_IF are set, and when the buffer becomes full, RXFULL in USARTn\_STATUS and the RXFULL interrupt flag in USARTn\_IF are set. The status flags RXDATAV and RXFULL are automatically cleared by hardware when their condition is no longer true. This also goes for the RXDATAV interrupt flag, but the RXFULL interrupt flag must be cleared by software. When the RXFULL flag is set, notifying that the buffer is full, space is still available in the receive shift register for one more frame.

Data can be read from the receive buffer in a number of ways. USARTn\_RXDATA gives access to the 8 least significant bits of the received frame, and USARTn\_RXDOUBLE makes it possible to read the 8 least significant bits of two frames at once, pulling two frames from the buffer. To get access to the 9th, most significant bit, USARTn\_RXDATAX must be used. This register also contains status information regarding the frame. USARTn\_RXDOUBLEX can be used to get two frames complete with the 9th bits and status bits.

When a frame is read from the receive buffer using USARTn\_RXDATA or USARTn\_RXDATAX, the frame is pulled out of the buffer, making room for a new frame. USARTn\_RXDOUBLE and USARTn\_RXDOUBLEX pull two frames out of the buffer. If an attempt is done to read more frames from the buffer than what is available, the RXUF interrupt flag in USARTn\_IF is set to signal the underflow, and the data read from the buffer is undefined.

Frames can be read from the receive buffer without removing the data by using USARTn\_RXDATAXP and USARTn\_RXDOUBLEXP. USARTn\_RXDATAXP gives access the first frame in the buffer with status bits, while USARTn\_RXDOUBLEXP gives access to both frames with status bits. The data read from these registers when the receive buffer is empty is undefined. If the receive buffer contains one valid frame, the first frame in USARTn\_RXDOUBLEXP will be valid. No underflow interrupt is generated by a read using these registers, i.e. RXUF in USARTn\_IF is never set as a result of reading from USARTn\_RXDATAXP or USARTn\_RXDOUBLEXP.

The basic operation of the receive buffer when DATABITS in USARTn\_FRAME is configured to less than 10 bits is shown in Figure 18.6 USART Receive Buffer Operation on page 556.




Figure 18.6. USART Receive Buffer Operation

The receive buffer, including the receive shift register can be cleared by setting CLEARRX in USARTn\_CMD. Any frame currently being received will not be discarded.

# 18.3.2.10 Blocking Incoming Data

When using hardware frame recognition, as detailed in 18.3.2.20 Multi-Processor Mode and 18.3.2.21 Collision Detection, it is necessary to be able to let the receiver sample incoming frames without passing the frames to software by loading them into the receive buffer. This is accomplished by blocking incoming data.

Incoming data is blocked as long as RXBLOCK in USARTn\_STATUS is set. When blocked, frames received by the receiver will not be loaded into the receive buffer, and software is not notified by the RXDATAV flag in USARTn\_STATUS or the RXDATAV interrupt flag in USARTn\_IF at their arrival. For data to be loaded into the receive buffer, RXBLOCK must be cleared in the instant a frame is fully received by the receiver. RXBLOCK is set by setting RXBLOCKEN in USARTn\_CMD and disabled by setting RXBLOCKDIS also in USARTn\_CMD. There is one exception where data is loaded into the receive buffer even when RXBLOCK is set. This is when an address frame is received when operating in multi-processor mode. See 18.3.2.20 Multi-Processor Mode for more information.

Frames received containing framing or parity errors will not result in the FERR and PERR interrupt flags in USARTn\_IF being set while RXBLOCK in USARTn\_STATUS is set. Hardware recognition is not applied to these erroneous frames, and they are silently discarded.

### Note:

If a frame is received while RXBLOCK in USARTn\_STATUS is cleared, but stays in the receive shift register because the receive buffer is full, the received frame will be loaded into the receive buffer when space becomes available even if RXBLOCK is set at that time.

The overflow interrupt flag RXOF in USARTn\_IF will be set if a frame in the receive shift register, waiting to be loaded into the receive buffer is overwritten by an incoming frame even though RXBLOCK in USARTn\_STATUS is set.

# 18.3.2.11 Clock Recovery and Filtering

The receiver samples the incoming signal at a rate 16, 8, 6 or 4 times higher than the given baud rate, depending on the oversampling mode given by OVS in USARTn CTRL. Lower oversampling rates make higher baud rates possible, but give less room for errors.

When a high-to-low transition is registered on the input while the receiver is idle, this is recognized as a start-bit, and the baud rate generator is synchronized with the incoming frame.

For oversampling modes 16, 8 and 6, every bit in the incoming frame is sampled three times to gain a level of noise immunity. These samples are aimed at the middle of the bit-periods, as visualized in Figure 18.7 USART Sampling of Start and Data Bits on page 558. With OVS=0 in USARTn\_CTRL, the start and data bits are thus sampled at locations 8, 9 and 10 in the figure, locations 4, 5 and 6 for OVS=1 and locations 3, 4, and 5 for OVS=2. The value of a sampled bit is determined by majority vote. If two or more of the three bit-samples are high, the resulting bit value is high. If the majority is low, the resulting bit value is low.

Majority vote is used for all oversampling modes except 4x oversampling. In this mode, a single sample is taken at position 3 as shown in Figure 18.7 USART Sampling of Start and Data Bits on page 558.

Majority vote can be disabled by setting MVDIS in USARTn CTRL.

If the value of the start bit is found to be high, the reception of the frame is aborted, filtering out false start bits possibly generated by noise on the input.




Figure 18.7. USART Sampling of Start and Data Bits

If the baud rate of the transmitter and receiver differ, the location each bit is sampled will be shifted towards the previous or next bit in the frame. This is acceptable for small errors in the baud rate, but for larger errors, it will result in transmission errors.

When the number of stop bits is 1 or more, stop bits are sampled like the start and data bits as seen in Figure 18.8 USART Sampling of Stop Bits when Number of Stop Bits are 1 or More on page 559. When a stop bit has been detected by sampling at positions 8, 9 and 10 for normal mode, or 4, 5 and 6 for smart mode, the USART is ready for a new start bit. As seen in Figure 18.8 USART Sampling of Stop Bits when Number of Stop Bits are 1 or More on page 559, a stop-bit of length 1 normally ends at c, but the next frame will be received correctly as long as the start-bit comes after position a for OVS=0 and OVS=3, and b for OVS=1 and OVS=2.




Figure 18.8. USART Sampling of Stop Bits when Number of Stop Bits are 1 or More

When working with stop bit lengths of half a baud period, the above sampling scheme no longer suffices. In this case, the stop-bit is not sampled, and no framing error is generated in the receiver if the stop-bit is not generated. The line must still be driven high before the next start bit however for the USART to successfully identify the start bit.

### 18.3.2.12 Parity Error

When parity bits are enabled, a parity check is automatically performed on incoming frames. When a parity error is detected in an incoming frame, the data parity error bit PERR in the frame is set, as well as the interrupt flag PERR in USARTn\_IF. Frames with parity errors are loaded into the receive buffer like regular frames.

PERR can be accessed by reading the frame from the receive buffer using the USARTn\_RXDATAX, USARTn\_RXDATAXP, USARTn RXDOUBLEX or USARTn RXDOUBLEXP registers.

If ERRSTX in USARTn\_CTRL is set, the transmitter is disabled on received parity and framing errors. If ERRSRX in USARTn\_CTRL is set, the receiver is disabled on parity and framing errors.

### 18.3.2.13 Framing Error and Break Detection

A framing error is the result of an asynchronous frame where the stop bit was sampled to a value of 0. This can be the result of noise and baud rate errors, but can also be the result of a break generated by the transmitter on purpose.

When a framing error is detected in an incoming frame, the framing error bit FERR in the frame is set. The interrupt flag FERR in USARTn IF is also set. Frames with framing errors are loaded into the receive buffer like regular frames.

FERR can be accessed by reading the frame from the receive buffer using the USARTn\_RXDATAX, USARTn\_RXDATAXP, USARTn\_RXDOUBLEX or USARTn\_RXDOUBLEXP registers.

If ERRSTX in USARTn\_CTRL is set, the transmitter is disabled on parity and framing errors. If ERRSRX in USARTn\_CTRL is set, the receiver is disabled on parity and framing errors.

### 18.3.2.14 Local Loopback

The USART receiver samples U(S)n\_RX by default, and the transmitter drives U(S)n\_TX by default. This is not the only option however. When LOOPBK in USARTn\_CTRL is set, the receiver is connected to the U(S)n\_TX pin as shown in Figure 18.9 USART Local Loopback on page 560. This is useful for debugging, as the USART can receive the data it transmits, but it is also used to allow the USART to read and write to the same pin, which is required for some half duplex communication modes. In this mode, the U(S)n\_TX pin must be enabled as an output in the GPIO.




Figure 18.9. USART Local Loopback

### 18.3.2.15 Asynchronous Half Duplex Communication

When doing full duplex communication, two data links are provided, making it possible for data to be sent and received at the same time. In half duplex mode, data is only sent in one direction at a time. There are several possible half duplex setups, as described in the following sections.

### 18.3.2.16 Single Data-link

In this setup, the USART both receives and transmits data on the same pin. This is enabled by setting LOOPBK in USARTn\_CTRL, which connects the receiver to the transmitter output. Because they are both connected to the same line, it is important that the USART transmitter does not drive the line when receiving data, as this would corrupt the data on the line.

When communicating over a single data-link, the transmitter must thus be tristated whenever not transmitting data. This is done by setting the command bit TXTRIEN in USARTn\_CMD, which tristates the transmitter. Before transmitting data, the command bit TXTRI-DIS, also in USARTn\_CMD, must be set to enable transmitter output again. Whether or not the output is tristated at a given time can be read from TXTRI in USARTn\_STATUS. If TXTRI is set when transmitting data, the data is shifted out of the shift register, but is not put out on U(S)n\_TX.

When operating a half duplex data bus, it is common to have a bus master, which first transmits a request to one of the bus slaves, then receives a reply. In this case, the frame transmission control bits, which can be set by writing to USARTn\_TXDATAX, can be used to make the USART automatically disable transmission, tristate the transmitter and enable reception when the request has been transmitted, making it ready to receive a response from the slave.

The timer, 18.3.10 Timer, can also be used to add delay between the RX and TX frames so that the interrupt service routine has time to process data that was just received before transmitting more data. Also hardware flow control is another method to insert time for processing the frame. RTS and CTS can be used to halt either the link partner's transmitter or the local transmitter. See the section on hardware flow control, 18.3.4 Hardware Flow Control, for more details.

Tristating the transmitter can also be performed automatically by the USART by using AUTOTRI in USARTn\_CTRL. When AUTOTRI is set, the USART automatically tristates U(S)n\_TX whenever the transmitter is idle, and enables transmitter output when the transmitter goes active. If AUTOTRI is set TXTRI is always read as 0.

# Note:

Another way to tristate the transmitter is to enable wired-and or wired-or mode in GPIO. For wired-and mode, outputting a 1 will be the same as tristating the output, and for wired-or mode, outputting a 0 will be the same as tristating the output. This can only be done on buses with a pull-up or pull-down resistor respectively.

# 18.3.2.17 Single Data-link With External Driver

Some communication schemes, such as RS-485 rely on an external driver. Here, the driver has an extra input which enables it, and instead of tristating the transmitter when receiving data, the external driver must be disabled.

This can be done manually by assigning a GPIO to turn the driver on or off, or it can be handled automatically by the USART. If AUTOCS in USARTn\_CTRL is set, the USn\_CS output is automatically activated a configurable number of baud periods before the transmitter starts transmitting data, and deactivated a configurable number of baud periods after the last bit has been transmitted and there is no more data in the transmit buffer to transmit. The number of baud periods are controlled by CSSETUP and CSHOLD in USARTn\_TIMING. This feature can be used to turn the external driver on when transmitting data, and turn it off when the data has been transmitted.

The timer, 18.3.10 Timer, can also be used to configure CSSETUP and CSHOLD values between 1 to 256 baud-times by using TCMPVAL0, TCMPVAL1, or TCMPVAL2 for the TX sequencer.

USn CS is immediately deasserted when the transmitter becomes disabled.

Figure 18.10 USART Half Duplex Communication with External Driver on page 561 shows an example configuration where USn\_CS is used to automatically enable and disable an external driver.




Figure 18.10. USART Half Duplex Communication with External Driver

The USn\_CS output is active low by default, but its polarity can be changed with CSINV in USARTn\_CTRL. AUTOCS works regardless of which mode the USART is in, so this functionality can also be used for automatic chip/slave select when in synchronous mode (e.g. SPI).

## 18.3.2.18 Two Data-links

Some limited devices only support half duplex communication even though two data links are available. In this case software is responsible for making sure data is not transmitted when incoming data is expected.

TXARXnEN in USARTn\_TRIGCTRL may be used to automatically start transmission after the end of the RX frame plus any TXSTDE-LAY and CSSETUP delay in USARTn\_TIMING. For enabling the receiver either use RXENAT in USARTn\_TXDATAX or RXATXnEN in USARTn\_TRIGCTRL.

### 18.3.2.19 Large Frames

As each frame in the transmit and receive buffers holds a maximum of 9 bits, both the elements in the buffers are combined when working with USART-frames of 10 or more data bits.

To transmit such a frame, at least two elements must be available in the transmit buffer. If only one element is available, the USART will wait for the second element before transmitting the combined frame. Both the elements making up the frame are consumed when transmitting such a frame.

When using large frames, the 9th bits in the buffers are unused. For an 11 bit frame, the 8 least significant bits are thus taken from the first element in the buffer, and the 3 remaining bits are taken from the second element as shown in Figure 18.11 USART Transmission of Large Frames on page 562. The first element in the transmit buffer, i.e. element 0 in Figure 18.11 USART Transmission of Large Frames on page 562 is the first element written to the FIFO, or the least significant byte when writing two bytes at a time using USARTn TXDOUBLE.




Figure 18.11. USART Transmission of Large Frames

As shown in Figure 18.11 USART Transmission of Large Frames on page 562, frame transmission control bits are taken from the second element in FIFO.

The two buffer elements can be written at the same time using the USARTn\_TXDOUBLE or USARTn\_TXDOUBLEX register. The TXDATAX0 bitfield then refers to buffer element 0, and TXDATAX1 refers to buffer element 1.




Figure 18.12. USART Transmission of Large Frames, MSBF

Figure 18.12 USART Transmission of Large Frames, MSBF on page 562 illustrates the order of the transmitted bits when an 11 bit frame is transmitted with MSBF set. If MSBF is set and the frame is smaller than 10 bits, only the contents of transmit buffer 0 will be transmitted.

When receiving a large frame, BYTESWAP in USARTn\_CTRL determines the order the way the large frame is split into the two buffer elements. If BYTESWAP is cleared, the least significant 8 bits of the received frame are loaded into the first element of the receive buffer, and the remaining bits are loaded into the second element, as shown in Figure 18.13 USART Reception of Large Frames on page 563. The first byte read from the buffer thus contains the 8 least significant bits. Set BYTESWAP to reverse the order.

The status bits are loaded into both elements of the receive buffer. The frame is not moved from the receive shift register before there are two free spaces in the receive buffer.




Figure 18.13. USART Reception of Large Frames

The two buffer elements can be read at the same time using the USARTn\_RXDOUBLE or USARTn\_RXDOUBLEX register. RXDATA0 then refers to buffer element 0 and RXDATA1 refers to buffer element 1.

Large frames can be used in both asynchronous and synchronous modes.

### 18.3.2.20 Multi-Processor Mode

To simplify communication between multiple processors, the USART supports a special multi-processor mode. In this mode the 9th data bit in each frame is used to indicate whether the content of the remaining 8 bits is data or an address.

When multi-processor mode is enabled, an incoming 9-bit frame with the 9th bit equal to the value of MPAB in USARTn\_CTRL is identified as an address frame. When an address frame is detected, the MPAF interrupt flag in USARTn\_IF is set, and the address frame is loaded into the receive register. This happens regardless of the value of RXBLOCK in USARTn\_STATUS.

Multi-processor mode is enabled by setting MPM in USARTn\_CTRL, and the value of the 9th bit in address frames can be set in MPAB. Note that the receiver must be enabled for address frames to be detected. The receiver can be blocked however, preventing data from being loaded into the receive buffer while looking for address frames.

Figure 18.14 USART Multi-processor Mode Example on page 563 explains basic usage of the multi-processor mode:

- 1. All slaves enable multi-processor mode and, enable and block the receiver. They will now not receive data unless it is an address frame. MPAB in USARTn CTRL is set to identify frames with the 9th bit high as address frames.
- The master sends a frame containing the address of a slave and with the 9th bit set
- 3. All slaves receive the address frame and get an interrupt. They can read the address from the receive buffer. The selected slave unblocks the receiver to start receiving data from the master.
- 4. The master sends data with the 9th bit cleared
- 5. Only the slave with RX enabled receives the data. When transmission is complete, the slave blocks the receiver and waits for a new address frame.

Figure 18.14. USART Multi-processor Mode Example

When a slave has received an address frame and wants to receive the following data, it must make sure the receiver is unblocked before the next frame has been completely received in order to prevent data loss.

BIT8DV in USARTn\_CTRL can be used to specify the value of the 9th bit without writing to the transmit buffer with USARTn\_TXDATAX or USARTn\_TXDOUBLEX, giving higher efficiency in multi-processor mode, as the 9th bit is only set when writing address frames, and 8-bit writes to the USART can be used when writing the data frames.

### 18.3.2.21 Collision Detection

The USART supports a basic form of collision detection. When the receiver is connected to the output of the transmitter, either by using the LOOPBK bit in USARTn\_CTRL or through an external connection, this feature can be used to detect whether data transmitted on the bus by the USART did get corrupted by a simultaneous transmission by another device on the bus.

For collision detection to be enabled, CCEN in USARTn\_CTRL must be set, and the receiver enabled. The data sampled by the receiver is then continuously compared with the data output by the transmitter. If they differ, the CCF interrupt flag in USARTn\_IF is set. The collision check includes all bits of the transmitted frames. The CCF interrupt flag is set once for each bit sampled by the receiver that differs from the bit output by the transmitter. When the transmitter output is disabled, i.e. the transmitter is tristated, collisions are not registered.

### 18.3.2.22 SmartCard Mode

In SmartCard mode, the USART supports the ISO 7816 I/O line T0 mode. With exception of the stop-bits (guard time), the 7816 data frame is equal to the regular asynchronous frame. In this mode, the receiver pulls the line low for one baud, half a baud into the guard time to indicate a parity error. This NAK can for instance be used by the transmitter to re-transmit the frame. SmartCard mode is a half duplex asynchronous mode, so the transmitter must be tristated whenever not transmitting data.

To enable SmartCard mode, set SCMODE in USARTn\_CTRL, set the number of databits in a frame to 8, and configure the number of stopbits to 1.5 by writing to STOPBITS in USARTn\_FRAME.

The SmartCard mode relies on half duplex communication on a single line, so for it to work, both the receiver and transmitter must work on the same line. This can be achieved by setting LOOPBK in USARTn\_CTRL or through an external connection. The TX output should be configured as open-drain in the GPIO module.

When no parity error is identified by the receiver, the data frame is as shown in Figure 18.15 USART ISO 7816 Data Frame Without Error on page 565. The frame consists of 8 data bits, a parity bit, and 2 stop bits. The transmitter does not drive the output line during the guard time.




Figure 18.15. USART ISO 7816 Data Frame Without Error

If a parity error is detected by the receiver, it pulls the line I/O line low after half a stop bit, see Figure 18.16 USART ISO 7816 Data Frame With Error on page 565. It holds the line low for one bit-period before it releases the line. In this case, the guard time is extended by one bit period before a new transmission can start, resulting in a total of 3 stop bits.




Figure 18.16. USART ISO 7816 Data Frame With Error

On a parity error, the NAK is generated by hardware. The NAK generated by the receiver is sampled as the stop-bit of the frame. Because of this, parity errors when in SmartCard mode are reported with both a parity error and a framing error.

When transmitting a T0 frame, the USART receiver on the transmitting side samples position 16, 17 and 18 in the stop-bit to detect the error signal when in 16x oversampling mode as shown in Figure 18.17 USART SmartCard Stop Bit Sampling on page 566. Sampling at this location places the stop-bit sample in the middle of the bit-period used for the error signal (NAK).

If a NAK is transmitted by the receiver, it will thus appear as a framing error at the transmitter, and the FERR interrupt flag in USARTn\_IF will be set. If SCRETRANS USARTn\_CTRL is set, the transmitter will automatically retransmit a NACK'ed frame. The transmitter will retransmit the frame until it is ACK'ed by the receiver. This only works when the number of databits in a frame is configured to 8.

Set SKIPPERRF in USARTn\_CTRL to make the receiver discard frames with parity errors. The PERR interrupt flag in USARTn\_IF is set when a frame is discarded because of a parity error.




Figure 18.17. USART SmartCard Stop Bit Sampling

For communication with a SmartCard, a clock signal needs to be generated for the card. This clock output can be generated using one of the timers. See the ISO 7816 specification for more info on this clock signal.

SmartCard T1 mode is also supported. The T1 frame format used is the same as the asynchronous frame format with parity bit enabled and one stop bit. The USART must then be configured to operate in asynchronous half duplex mode.

# 18.3.3 Synchronous Operation

Most of the features in asynchronous mode are available in synchronous mode. Multi-processor mode can be enabled for 9-bit frames, loopback is available and collision detection can be performed.

# 18.3.3.1 Frame Format

The frames used in synchronous mode need no start and stop bits since a single clock is available to all parts participating in the communication. Parity bits cannot be used in synchronous mode.

The USART supports frame lengths of 4 to 16 bits per frame. Larger frames can be simulated by transmitting multiple smaller frames, i.e. a 22 bit frame can be sent using two 11-bit frames, and a 21 bit frame can be generated by transmitting three 7-bit frames. The number of bits in a frame is set using DATABITS in USARTn FRAME.

The frames in synchronous mode are by default transmitted with the least significant bit first like in asynchronous mode. The bit-order can be reversed by setting MSBF in USARTn CTRL.

The frame format used by the transmitter can be inverted by setting TXINV in USARTn\_CTRL, and the format expected by the receiver can be inverted by setting RXINV, also in USARTn\_CTRL.

### 18.3.3.2 Clock Generation

The bit-rate in synchronous mode is given by Figure 18.18 USART Synchronous Mode Bit Rate on page 567. As in the case of asynchronous operation, the clock division factor have a 15-bit integral part and a 5-bit fractional part.

$$br = f_{HFPERCLK}/(2 \times (1 + USARTn_CLKDIV/256))$$

Figure 18.18. USART Synchronous Mode Bit Rate

Given a desired baud rate brdesired, the clock divider USARTn\_CLKDIV can be calculated using Figure 18.19 USART Synchronous Mode Clock Division Factor on page 567

Figure 18.19. USART Synchronous Mode Clock Division Factor

When the USART operates in master mode, the highest possible bit rate is half the peripheral clock rate. When operating in slave mode however, the highest bit rate is an eighth of the peripheral clock:

- Master mode: br<sub>max</sub> = f<sub>HFPERCLK</sub>/2
- Slave mode: br<sub>max</sub> = f<sub>HFPERCLK</sub>/8

On every clock edge data on the data lines, MOSI and MISO, is either set up or sampled. When CLKPHA in USARTn\_CTRL is cleared, data is sampled on the leading clock edge and set-up is done on the trailing edge. If CLKPHA is set however, data is set-up on the leading clock edge, and sampled on the trailing edge. In addition to this, the polarity of the clock signal can be changed by setting CLKPOL in USARTn\_CTRL, which also defines the idle state of the clock. This results in four different modes which are summarized in Table 18.8 USART SPI Modes on page 567. Figure 18.20 USART SPI Timing on page 567 shows the resulting timing of data set-up and sampling relative to the bus clock.

Table 18.8. USART SPI Modes

SPI mode	CLKPOL	CLKPHA	Leading Edge	Trailing Edge
0	0	0	Rising, sample	Falling, set-up
1	0	1	Rising, set-up	Falling, sample
2	1	0	Falling, sample	Rising, set-up
3	1	1	Falling, set-up	Rising, sample




Figure 18.20. USART SPI Timing

If CPHA=1, the TX underflow flag, TXUF, will be set on the first setup clock edge of a frame in slave mode if TX data is not available. If CPHA=0, TXUF is set if data is not available in the transmit buffer three HFPERCLK cycles prior to the first sample clock edge. The

RXDATAV flag is updated on the last sample clock edge of a transfer, while the RX overflow interrupt flag, RXOF, is set on the first sample clock edge if the receive buffer overflows. When a transfer has been performed, interrupt flags TXBL and TXC are updated on the first setup clock edge of the succeeding frame, or when CS is deasserted.

#### 18.3.3.3 Master Mode

When in master mode, the USART is in full control of the data flow on the synchronous bus. When operating in full duplex mode, the slave cannot transmit data to the master without the master transmitting to the slave. The master outputs the bus clock on USn\_CLK.

Communication starts whenever there is data in the transmit buffer and the transmitter is enabled. The USART clock then starts, and the master shifts bits out from the transmit shift register using the internal clock.

When there are no more frames in the transmit buffer and the transmit shift register is empty, the clock stops, and communication ends. When the receiver is enabled, it samples data using the internal clock when the transmitter transmits data. Operation of the RX and TX buffers is as in asynchronous mode.

## 18.3.3.4 Operation of USn\_CS Pin

When operating in master mode, the USn CS pin can have one of two functions, or it can be disabled.

If USn\_CS is configured as an output, it can be used to automatically generate a chip select for a slave by setting AUTOCS in USARTn\_CTRL. If AUTOCS is set, USn\_CS is activated before a transmission begins, and deactivated after the last bit has been transmitted and there is no more data in the transmit buffer.

The time between when CS is asserted and the first bit is transmitted can be controlled using the USART Timer and with CSSETUP in USARTn\_TIMING. Any of the three comparators can be used to set this delay. If new data is ready for transmission before CS is deas-serted, the data is sent without deasserting CS in between. CSHOLD in USARTn\_TIMING keeps CS asserted after the end of frame for the number of baud-times specified.

By default, USn CS is active low, but its polarity can be inverted by setting CSINV in USARTn CTRL.

When USn\_CS is configured as an input, it can be used by another master that wants control of the bus to make the USART release it. When USn\_CS is driven low, or high if CSINV is set, the interrupt flag SSM in USARTn\_IF is set, and if CSMA in USARTn\_CTRL is set, the USART goes to slave mode.

## 18.3.3.5 AUTOTX

A synchronous master is required to transmit data to a slave in order to receive data from the slave. In some cases, only a few words are transmitted and a lot of data is then received from the slave. In that case, one solution is to keep feeding the TX with data to transmit, but that consumes system bandwidth. Instead AUTOTX can be used.

When AUTOTX in USARTn\_CTRL is set, the USART transmits data as long as there is available space in the RX shift register for the chosen frame size. This happens even though there is no data in the TX buffer. The TX underflow interrupt flag TXUF in USARTn\_IF is set on the first word that is transmitted which does not contain valid data.

During AUTOTX the USART will always send the previous sent bit, thus reducing the number of transitions on the TX output. So if the last bit sent was a 0, 0's will be sent during AUTOTX and if the last bit sent was a 1, 1's will be sent during AUTOTX.

# 18.3.3.6 Slave Mode

When the USART is in slave mode, data transmission is not controlled by the USART, but by an external master. The USART is therefore not able to initiate a transmission, and has no control over the number of bytes written to the master.

The output and input to the USART are also swapped when in slave mode, making the receiver take its input from USn\_TX (MOSI) and the transmitter drive USn\_RX (MISO).

To transmit data when in slave mode, the slave must load data into the transmit buffer and enable the transmitter. The data will remain in the USART until the master starts a transmission by pulling the USn\_CS input of the slave low and transmitting data. For every frame the master transmits to the slave, a frame is transferred from the slave to the master. After a transmission, MISO remains in the same state as the last bit transmitted. This also applies if the master transmits to the slave and the slave TX buffer is empty.

If the transmitter is enabled in synchronous slave mode and the master starts transmission of a frame, the underflow interrupt flag TXUF in USARTn IF will be set if no data is available for transmission to the master.

If the slave needs to control its own chip select signal, this can be achieved by clearing CSPEN in the ROUTE register. The internal chip select signal can then be controlled through CSINV in the CTRL register. The chip select signal will be CSINV inverted, i.e. if CSINV is cleared, the chip select is active and vice versa.

# 18.3.3.7 Synchronous Half Duplex Communication

Half duplex communication in synchronous mode is very similar to half duplex communication in asynchronous mode as detailed in 18.3.2.15 Asynchronous Half Duplex Communication. The main difference is that in this mode, the master must generate the bus clock even when it is not transmitting data, i.e. it must provide the slave with a clock to receive data. To generate the bus clock, the master should transmit data with the transmitter tristated, i.e. TXTRI in USARTn\_STATUS set, when receiving data. If 2 bytes are expected from the slave, then transmit 2 bytes with the transmitter tristated, and the slave uses the generated bus clock to transmit data to the master. TXTRI can be set by setting the TXTRIEN command bit in USARTn\_CMD.

#### Note:

When operating as SPI slave in half duplex mode, TX has to be tristated (not disabled) during data reception if the slave is to transmit data in the current transfer.

### 18.3.3.8 I2S

I2S is a synchronous format for transmission of audio data. The frame format is 32-bit, but since data is always transmitted with MSB first, an I2S device operating with 16-bit audio may choose to only process the 16 msb of the frame, and only transmit data in the 16 msb of the frame.

In addition to the bit clock used for regular synchronous transfers, I2S mode uses a separate word clock. When operating in mono mode, with only one channel of data, the word clock pulses once at the start of each new word. In stereo mode, the word clock toggles at the start of new words, and also gives away whether the transmitted word is for the left or right audio channel; A word transmitted while the word clock is low is for the left channel, and a word transmitted while the word clock is high is for the right.

When operating in I2S mode, the CS pin is used as a the word clock. In master mode, this is automatically driven by the USART, and in slave mode, the word clock is expected from an external master.

### 18.3.3.9 Word Format

The general I2S word format is 32 bits wide, but the USART also supports 16-bit and 8-bit words. In addition to this, it can be specified how many bits of the word should actually be used by the USART. These parameters are given by FORMAT in USARTn\_I2SCTRL.

As an example, configuring FORMAT to using a 32-bit word with 16-bit data will make each word on the I2S bus 32-bits wide, but when receiving data through the USART, only the 16 most significant bits of each word can be read out of the USART. Similarly, only the 16 most significant bits have to be written to the USART when transmitting. The rest of the bits will be transmitted as zeroes.

### 18.3.3.10 Major Modes

The USART supports a set of different I2S formats as shown in Table 18.9 USART I2S Modes on page 570, but it is not limited to these modes. MONO, JUSTIFY and DELAY in USARTn\_I2SCTRL can be mixed and matched to create an appropriate format. MONO enables mono mode, i.e. one data stream instead of two which is the default. JUSTIFY aligns data within a word on the I2S bus, either left or right which can bee seen in figures Figure 18.23 USART Left-Justified I2S Waveform on page 571 and Figure 18.24 USART Right-Justified I2S Waveform on page 571. Finally, DELAY specifies whether a new I2S word should be started directly on the edge of the word-select signal, or one bit-period after the edge.

	Table	18.9.	USART	<b>12S</b>	Modes
--	-------	-------	-------	------------	-------

Mode	MONO	JUSTIFY	DELAY	CLKPOL
Regular I2S	0	0	1	0
Left-Justified	0	0	0	1
Right-Justified	0	1	0	1
Mono	1	0	0	0

The regular I2S waveform is shown in Figure 18.21 USART Standard I2S Waveform on page 570 and Figure 18.22 USART Standard I2S Waveform (Reduced Accuracy) on page 570. The first figure shows a waveform transmitted with full accuracy. The wordlength can be configured to 32-bit, 16-bit or 8-bit using FORMAT in USARTn\_I2SCTRL. In the second figure, I2S data is transmitted with reduced accuracy, i.e. the data transmitted has less bits than what is possible in the bus format.

Note that the msb of a word transmitted in regular I2S mode is delayed by one cycle with respect to word select




Figure 18.21. USART Standard I2S Waveform




Figure 18.22. USART Standard I2S Waveform (Reduced Accuracy)

A left-justified stream is shown in Figure 18.23 USART Left-Justified I2S Waveform on page 571. Note that the MSB comes directly after the edge on the word-select signal in contradiction to the regular I2S waveform where it comes one bit-period after.




Figure 18.23. USART Left-Justified I2S Waveform

A right-justified stream is shown in Figure 18.24 USART Right-Justified I2S Waveform on page 571. The left and right justified streams are equal when the data-size is equal to the word-width.




Figure 18.24. USART Right-Justified I2S Waveform

In mono-mode, the word-select signal pulses at the beginning of each word instead of toggling for each word. Mono I2S waveform is shown in Figure 18.25 USART Mono I2S Waveform on page 571.




Figure 18.25. USART Mono I2S Waveform

### 18.3.3.11 Using I2S Mode

When using the USART in I2S mode, DATABITS in USARTn\_FRAME must be set to 8 or 16 data-bits. 8 databits can be used in all modes, and 16 can be used in the modes where the number of bytes in the I2S word is even. In addition to this, MSBF in USARTn CTRL should be set, and CLKPOL and CLKPHA in USARTn CTRL should be cleared.

The USART does not have separate TX and RX buffers for left and right data, so when using I2S in stereo mode, the application must keep track of whether the buffers contain left or right data. This can be done by observing TXBLRIGHT, RXDATAVRIGHT and RXFULL-RIGHT in USARTn\_STATUS. TXBLRIGHT tells whether TX is expecting data for the left or right channel. It will be set with TXBL if right data is expected. The receiver will set RXDATAVRIGHT if there is at least one right element in the buffer, and RXFULLRIGHT if the buffer is full of right elements.

When using I2S with DMA, separate DMA requests can be used for left and right data by setting DMASPLIT in USARTn I2SCTRL.

In both master and slave mode the USART always starts transmitting on the LEFT channel after being enabled. In master mode, the transmission will stop if TX becomes empty. In that case, TXC is set. Continuing the transmission in this case will make the data-stream continue where it left off. To make the USART start on the LEFT channel after going empty, disable and re-enable TX.

# 18.3.4 Hardware Flow Control

Hardware flow control can be used to hold off the link partner's transmission until RX buffer space is available. Use RTSPEN and CTSPEN in USARTn\_ROUTEPEN to allocate the hardware flow control to GPlOs. RTS is an out going signal which indicates that RX buffer space is available to receive a frame. The link partner is being requested to send its data when RTS is asserted. CTS is an incoming signal to stop the next TX data from going out. When CTS is negated, the frame currently being transmitted is completed before stopping. CTS indicates that the link partner has RX buffer space available, and the local transmitter is clear to send. Also use CTSEN in USARTn\_CTLX to enable the CTS input into the TX sequencer. For debug use set DBGHALT in USARTn\_CTRLX which will force the RTS to request one frame from the link partner when the CPU core single steps.

# 18.3.5 Debug Halt

When DBGHALT in USART\_CTRLX is clear, RTS is only dependent on the RX buffer having space available to receive data. Incoming data is always received until both the RX buffer is full and the RX shift register is full regardless of the state of DBGHALT or chip halt. Additional incoming data is discarded. When DBGHALT is set, RTS deasserts on RX buffer full or when chip halt is high. However, a low pulse detected on chip halt will keep RTS asserted when no frame is being received. At the start of frame reception, RTS will deassert if chip halt is high and DBGHALT is set. This behavior allows single stepping to pulse the chip halt low for a cycle, and receive the next frame. The link partner must stop transmitting when RTS is deasserted, or the RX buffer could overflow. All data in the transmit buffer is sent out even when chip halt is asserted; therefore, the DMA will need to be set to stop sending the USART TX data during chip halt.

## 18.3.6 PRS-triggered Transmissions

If a transmission must be started on an event with very little delay, the PRS system can be used to trigger the transmission. The PRS channel to use as a trigger can be selected using TSEL in USARTn\_TRIGCTRL. When a positive edge is detected on this signal, the receiver is enabled if RXTEN in USARTn\_TRIGCTRL is set, and the transmitter is enabled if TXTEN in USARTn\_TRIGCTRL is set. Only one signal input is supported by the USART.

The AUTOTX feature can also be enabled via PRS. If an external SPI device sets a pin high when there is data to be read from the device, this signal can be routed to the USART through the PRS system and be used to make the USART clock data out of the external device. If AUTOTXTEN in USARTn\_TRIGCTRL is set, the USART will transmit data whenever the PRS signal selected by TSEL is high given that there is enough room in the RX buffer for the chosen frame size. Note that if there is no data in the TX buffer when using AUTOTX, the TX underflow interrupt will be set.

AUTOTXTEN can also be combined with TXTEN to make the USART transmit a command to the external device prior to clocking out data. To do this, disable TX using the TXDIS command, load the TX buffer with the command and enable AUTOTXTEN and TXTEN. When the selected PRS input goes high, the USART will now transmit the loaded command, and then continue clocking out while both the PRS input is high and there is room in the RX buffer

### 18.3.7 PRS RX Input

The USART can be configured to receive data directly from a PRS channel by setting RXPRS in USARTn\_INPUT. The PRS channel used is selected using RXPRSSEL in USARTn\_INPUT. This way, for example, a differential RX signal can be input to the ACMP and the output routed via PRS to the USART.

### 18.3.8 PRS CLK Input

The USART can be configured to receive clock directly from a PRS channel by setting CLKPRS in USARTn\_INPUT. The PRS channel used is selected using CLKPRSSEL in USARTn\_INPUT. This is useful in synchronous slave mode and can together with RX PRS input be used to input data from PRS.

# 18.3.9 DMA Support

The USART has full DMA support. The DMA controller can write to the transmit buffer using the registers USARTn\_TXDATA, USARTn\_TXDOUBLE and USARTn\_TXDOUBLEX, and it can read from the receive buffer using the registers USARTn\_RXDATA, USARTn\_RXDATAX, USARTn\_RXDOUBLE and USARTn\_RXDOUBLEX. This enables single byte transfers, 9 bit data + control/status bits, double byte and double byte + control/status transfers both to and from the USART.

A request for the DMA controller to read from the USART receive buffer can come from the following source:

- · Data available in the receive buffer
- Data available in the receive buffer and data is for the RIGHT I2S channel. Only used in I2S mode.

A write request can come from one of the following sources:

- · Transmit buffer and shift register empty. No data to send.
- Transmit buffer has room for more data. This does not check the TXBIL for half full. For DMA use, it is either full or empty.
- · Transmit buffer has room for RIGHT I2S data. Only used in I2S mode

Even though there are two sources for write requests to the DMA, only one should be used at a time, since the requests from both sources are cleared even though only one of the requests are used.

In some cases, it may be sensible to temporarily stop DMA access to the USART when an error such as a framing error has occurred. This is enabled by setting ERRSDMA in USARTn CTRL.

Note: For Synchronous mode full duplex operation, if both receive buffer and transmit buffer are served by DMA, to make sure receive buffer is not overflowed the settings below should be followed.

- The DMA channel that serves receive buffer should have higher priority than the DMA channel that serves transmit buffer.
- TXBL should be used as write request for transmit buffer DMA channel.
- IGNORESREQ should be set for both DMA channel.

### 18.3.10 Timer

In addition to the TX sequence timer, there is a versatile 8 bit timer that can generate up to three event pulses. These pulses can be used to create timing for a variety of uses such as RX timeout, break detection, response timeout, and RX enable delay. Transmission delay, CS setup, inter-character spacing, and CS hold use the TX sequence counter. The TX sequencer counter can use the three 8 bit compare values or preset values for delays. There is one general counter with three comparators. Each comparator has a start source, a stop source, a restart enable, and a timer compare value. The start source enables the comparator, resets the counter, and starts the counter. If the counter is already running, the start source will reset the counter and restart it.

Any comparator could start the counter using the same start source but have different timing events programmed into TCMPVALn in USARTn\_TIMECMPn. The TCMP0, TCMP1, or TCMP2 events can be preempted by using the comparator stop source to disable the comparator before the counter reaches TCMPVAL0, TCMPVAL1, or TCMPVAL2. If one comparator gets disabled while the other comparator is still enabled, the counter continues counting. By default the counter will count up to 256 and stop unless a RESTARTEN is set in one of the USARTn\_TIMECMPn registers. By using RESTARTEN and an interval programmed into TCMPVAL, an interval timer can be set up. The TSTART field needs to be changed to DISABLE to stop the interval timer. The timer stops running once all of the comparators are disabled. If a comparator's start and stop sources both trigger the same cycle, the TCMPn event triggers, the comparator stays enabled, and the counter begins counting from zero.

The TXDELAY, CSSETUP, ICS, and CSHOLD in USARTn\_TIMING are used to program start of transmission delay, chip select setup delay, inter-character space, and chip select hold delay. Either a preset value of 0, 1, 2, 3, or 7 can be used for any of these delays; or the value in TCMPVALn may be used to set the delay. Using the preset values leaves the TCMPVALn free for other uses. The same TCMPVALn may be used for multiple events that require the same timing. The transmit sequencer's counter can run in parallel with the timer's counter. The counters and controls are shown in Figure 18.26 USART Timer Block Diagram on page 575.




Figure 18.26. USART Timer Block Diagram

The following sections will go into more details on programming the various usage cases.

Table 18.10. USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn

Application	TSTARTn	TSTOPn	TCMPVALn	Other
Response Timeout	TSTART0 = TXEOF	TSTOP0 = RXACT	TCMPVAL0 = 0x08	TCMP0 in USARTn_IEN
Receiver Timeout	TSTART1 = RXEOF	TSTOP1 = RXACT	TCMPVAL1 = 0x08	TCMP1 in USARTn_IEN
Large Receiver Timeout	TSTART1 = RXEOF, TCMP1	TSTOP1 = RXACT	TCMPVAL1 = 0xFF	TCMP1 in USARTn_IEN; TIME- RRESTARTED in USARTn_STA- TUS; RESTART1EN in USARTn_TIMECMP1

Application	TSTARTn	TSTOPn	TCMPVALn	Other
Break Detect	TSTART1 = RXACT	TSTOP1 = RXACTN	TCMPVAL1 = 0x0C	TCMP1 in USARTn_IEN
TX delayed start of transmission and CS setup	TSTART0 = DISA- BLE, TSTART1 = DISABLE	TSTOP0 = TCMP0, TSTOP1 = TCMP1	TCMPVAL0 = 0x04, TCMPVAL1 = 0x02	TXDELAY = TCMP0, CSSETUP = TCMP1 in USARTn_TIMING; AUTOCS in USARTn_CTRL
TX inter-character spacing	TSTART2 = DISA- BLE	TSTOP2 = TCMP2	TCMPVAL2 = 0x03	ICS = TCMP2 in USARTn_TIMING; AUTOCS in USARTn_CTRL
TX Chip Select End Delay	TSTART1 = DISA- BLE	TSTOP1 = TCMP1	TCMPVAL1 = 0x04	CSHOLD = TCMP1 in USARTn_TIMING; AUTOCS in USARTn_CTRL
Response Delay	TSTART1 = RXEOF	TSTOP1 = TCMP1	TCMPVAL1 = 0x08	TXARX1EN in USARTn_TRIGCTRL
Combined TX and RX Example	TSTART1 = RXEOF, TSTART0 = TXEOF	TSTOP1 = TCMP1, TSTOP0 = TCMP0	TCMPVAL1 = 0x1C, TCMPVAL0 = 0x10	TXARX1EN, RXATX0EN in USARTn_TRIGCTRL; CSSETUP = 0x7, CSHOLD = 0x3 in USARTn_TIMING
Combined Delayed TX and Receiver Timeout Example	TSTART0 = TCMPVAL0, TSTART1 = RXEOF	TSTOP0 = RXACTN, TSTOP1 = RXACT	TCMPVAL0 = 0x20, TCMPVAL1 = 0x0C	TXARX0EN in USARTn_TRIGCTRL; TCMP0 in USARTn_IEN

Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 shows some examples of how the USART timer can be programmed for various applications. The following sections will describe more details for each applications shown in the table.

# 18.3.10.1 Response Timeout

Response Timeout is when a UART master sends a frame and expects the slave to respond within a certain number of baud-times. Refer to Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for specific register settings. Comparator 0 will be looking for TX end of frame to use as the timer start source. For this example, a receiver start of frame RXACT has not been detected for 8 baud-times, and the TCMP0 interrupt in USARTn\_IF is set. If an RX start bit is detected before the 8 baud-times, comparator 0 is disabled before the TCMP0 event can trigger.




Figure 18.27. USART Response Timeout

#### 18.3.10.2 RX Timeout

A receiver timeout function can be implemented by using the RX end of frame to start comparator 1 and look for the RX start bit RXACT to disable the comparator. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on setting up this example. As long as the next RX start bit occurs before the counter reaches the comparator 1 value TCMPVAL1, the interrupt will not get set. In this example the RX Timeout was set to 8 baud-times. To get an RX timeout larger than 256 baud-times, RESTART1EN in USARTn\_TIMER can used to restart the counter when it reaches TCMPVAL1. By setting TCMPVAL1 in USARTn\_TIMING to 0xFF, an interrupt will be generated after 256 baud-times. An interrupt service routine can then increment a memory location until the desired timeout is reached. Once the RX start bit is detected, comparator 1 will be disabled. If TIMERRESTARTED in USARTn\_STATUS is clear, the TCMP1 interrupt is the first interrupt after RXEOF.




Figure 18.28. USART RX Timeout

#### 18.3.10.3 Break Detect

LIN bus and half-duplex UARTs can take advantage of the timer configured for break detection where RX is held low for a number of baud-times to indicate a break condition. Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 shows the settings for this mode. Each time RX is active (default of low) such as for a start bit, the timer begins counting. If the counter reaches 12 baud-times before RX goes to inactive RXACTN (default of high), an interrupt is asserted.




Figure 18.29. USART Break Detection

#### 18.3.10.4 TX Start Delay

Some applications may require a delay before the start of transmission. This example in Figure 18.30 USART TXSEQ Timing on page 578 shows the TXSEQ timer used to delay the start of transmission by 4 baud times before the start of CS, and by 2 baud times with CS asserted. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on how to configure this mode. The TX sequencer could be enabled on PRS and start the TXSEQ counter running for 4 baud times as programmed in TCMPVAL0. Then CS is asserted for 2 baud times before the transmitter begins sending TX data. TXDELAY in USARTn\_TIMING is the initial delay before any CS assertion, and CSSETUP is the delay during CS assertion. There are several small preset timing values such as 1, 2, 3, or 7 that can be used for some of the TX sequencer timing which leaves TCMPVAL0, TCMPVAL1, and TCMPVAL2 free for other uses.




Figure 18.30. USART TXSEQ Timing

#### 18.3.10.5 Inter-Character Space

In addition to delaying the start of frame transmission, it is sometimes necessary to also delay the time between each transmit character (inter-character space). After the first transmission, the inter-character space will delay the start of all subsequent transmissions until the transmit buffer is empty. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on setting up this example. For this example in Figure 18.30 USART TXSEQ Timing on page 578 ICS is set to TCMP2 in USARTn\_TIMING. To keep CS asserted during the inter-character space, set AUTOCS in USARTn\_CTRL. There are a few small preset timing values provided for TX sequence timing. Using these preset timing values can free up the TCMPVALn for other uses. For this example, the inter-character space is set to 0x03 and a preset value could be used.

#### 18.3.10.6 TX Chip Select End Delay

The assertion of CS can be extended after the final character of the frame by using CSHOLD in USARTn\_TIMING. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on setting up this example. AUTOCS in USARTn\_CTRL needs to be set to extend the CS assertion after the last TX character is transmitted as shown in Figure 18.30 USART TXSEQ Timing on page 578.

#### 18.3.10.7 Response Delay

A response delay can be used to hold off the transmitter until a certain number of baud-times after the RX frame. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on setting up this example. TXARX1EN in USARTn\_TRIGCTRL tells the TX sequencer to trigger after RX EOF plus tcmp1val baud times.




Figure 18.31. USART Response Delay

#### 18.3.10.8 Combined TX and RX Example

This example describes how to alternate between TX and RX frames. This has a 28 baud-time space after RX and a 16 baud-time space after TX. The TSTART1 in USARTn\_TIMECMP1 is set to RXEOF which uses the the receiver end of frame to start the timer. The TSTOP1 is set to TCMP1 to generate an event after 28 baud times. Set TXARX1EN in USARTn\_TRIGCTRL, and the transmitter is held off until 28 baud times. TCMPVAL in USARTn\_TIMECMP1 is set to 0x1C for 28 baud times. By setting TSTART0 in USARTn\_TIMECMP0 to TXEOF, the timer will be started after the transmission has completed. RXATX0EN in USARTn\_TRIGCTRL is used to delay enabling of the receiver until 16 baud times after the transmitter has completed. Write 0x10 into TCMPVAL of USARTn\_TIMECMP0 for a 16 baud time delay. CS is also asserted 7 baud-times before start of transmission by setting CSSETUP to 0x7 in USARTn\_TIMING. To keep CS asserted for 3 baud-times after transmission completes, CSHOLD is set to 0x3 in USARTn\_TIMING. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on setting up this example.

#### 18.3.10.9 Combined TX Delay and RX Break Detect

This example describes how to delay TX transmission after an RX frame and how to have a break condition signal an interrupt. See Table 18.10 USART Application Settings for USARTn\_TIMING and USARTn\_TIMECMPn on page 575 for details on setting up this example. The TX delay is set up by using transmit after RX, TXARX0EN in USARTn\_TRIGCTRL to start the timer. TSTART0 in USARTn\_TIMECMP0 is set to RXEOF which enables the transitter of the timer delay. For this example TCMPVAL in USARTn\_TIMECMP0 is set to 0x20 to create a 32 baud-time delay between the end of the RX frame and the start of the TX frame. The break detect is configured by setting TSTART1 to RXACT to detect the start bit, and setting TSTOP1 to RXACTN to detect RX going high. In this case the interrupt asserts after RX stays low for 12 baud-times, so TCMPVAL1 is set to 0x0C.

#### 18.3.10.10 Other Stop Conditions

There is also a timer stop on TX start using the TXST setting in TSTOP of USARTn\_TIMECMPn. This can be used to see that the DMA has not written to the TXBUFFER for a given time.

#### 18.3.11 Interrupts

The interrupts generated by the USART are combined into two interrupt vectors. Interrupts related to reception are assigned to one interrupt vector, and interrupts related to transmission are assigned to the other. Separating the interrupts in this way allows different priorities to be set for transmission and reception interrupts.

The transmission interrupt vector groups the transmission-related interrupts generated by the following interrupt flags:

- TXC
- TXBL
- TXOF
- CCF
- TXIDLE

The reception interrupt on the other hand groups the reception-related interrupts, triggered by the following interrupt flags:

- RXDATAV
- RXFULL
- RXOF
- RXUF
- PERR
- FERR
- MPAF
- SSM
- TCMPn

If USART interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in USART\_IF and their corresponding bits in USART\_IEN are set.

#### 18.3.12 IrDA Modulator/ Demodulator

The IrDA modulator implements the physical layer of the IrDA specification, which is necessary for communication over IrDA. The modulator takes the signal output from the USART module, and modulates it before it leaves the USART. In the same way, the input signal is demodulated before it enters the actual USART module. The modulator implements the original Rev. 1.0 physical layer and one high speed extension which supports speeds from 2.4 kbps to 1.152 Mbps.

The data from and to the USART is represented in a NRZ (Non Return to Zero) format, where the signal value is at the same level through the entire bit period. For IrDA, the required format is RZI (Return to Zero Inverted), a format where a "1" is signalled by holding the line low, and a "0" is signalled by a short high pulse. An example is given in Figure 18.32 USART Example RZI Signal for a given Asynchronous USART Frame on page 580.




Figure 18.32. USART Example RZI Signal for a given Asynchronous USART Frame

The IrDA module is enabled by setting IREN. The USART transmitter output and receiver input is then routed through the IrDA modulator.

The width of the pulses generated by the IrDA modulator is set by configuring IRPW in USARTn\_IRCTRL. Four pulse widths are available, each defined relative to the configured bit period as listed in Table 18.11 USART IrDA Pulse Widths on page 580.

IRPW	Pulse width OVS=0	Pulse width OVS=1	Pulse width OVS=2	Pulse width OVS=3
00	1/16	1/8	1/6	1/4
01	2/16	2/8	2/6	N/A
10	3/16	3/8	N/A	N/A
11	4/16	N/A	N/A	N/A

Table 18.11. USART IrDA Pulse Widths

By default, no filter is enabled in the IrDA demodulator. A filter can be enabled by setting IRFILT in USARTn\_IRCTRL. When the filter is enabled, an incoming pulse has to last for 4 consecutive clock cycles to be detected by the IrDA demodulator.

Note that by default, the idle value of the USART data signal is high. This means that the IrDA modulator generates negative pulses, and the IrDA demodulator expects negative pulses. To make the IrDA module use RZI signalling, both TXINV and RXINV in USARTn\_CTRL must be set.

The IrDA module can also modulate a signal from the PRS system, and transmit a modulated signal to the PRS system. To use a PRS channel as transmitter source instead of the USART, set IRPRSEN in USARTn\_IRCTRL high. The channel is selected by configuring IRPRSSEL in USARTn\_IRCTRL.

# 18.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	USARTn_CTRL	RW	Control Register
0x004	USARTn_FRAME	RW	USART Frame Format Register
0x008	USARTn_TRIGCTRL	RW	USART Trigger Control Register
0x00C	USARTn_CMD	W1	Command Register
0x010	USARTn_STATUS	R	USART Status Register
0x014	USARTn_CLKDIV	RWH	Clock Control Register
0x018	USARTn_RXDATAX	R(a)	RX Buffer Data Extended Register
0x01C	USARTn_RXDATA	R(a)	RX Buffer Data Register
0x020	USARTn_RXDOUBLEX	R(a)	RX Buffer Double Data Extended Register
0x024	USARTn_RXDOUBLE	R(a)	RX FIFO Double Data Register
0x028	USARTn_RXDATAXP	R	RX Buffer Data Extended Peek Register
0x02C	USARTn_RXDOUBLEXP	R	RX Buffer Double Data Extended Peek Register
0x030	USARTn_TXDATAX	W	TX Buffer Data Extended Register
0x034	USARTn_TXDATA	W	TX Buffer Data Register
0x038	USARTn_TXDOUBLEX	W	TX Buffer Double Data Extended Register
0x03C	USARTn_TXDOUBLE	W	TX Buffer Double Data Register
0x040	USARTn_IF	R	Interrupt Flag Register
0x044	USARTn_IFS	W1	Interrupt Flag Set Register
0x048	USARTn_IFC	(R)W1	Interrupt Flag Clear Register
0x04C	USARTn_IEN	RW	Interrupt Enable Register
0x050	USARTn_IRCTRL	RW	IrDA Control Register
0x058	USARTn_INPUT	RW	USART Input Register
0x05C	USARTn_I2SCTRL	RW	I2S Control Register
0x060	USARTn_TIMING	RW	Timing Register
0x064	USARTn_CTRLX	RW	Control Register Extended
0x068	USARTn_TIMECMP0	RW	Used to Generate Interrupts and Various Delays
0x06C	USARTn_TIMECMP1	RW	Used to Generate Interrupts and Various Delays
0x070	USARTn_TIMECMP2	RW	Used to Generate Interrupts and Various Delays
0x074	USARTn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x078	USARTn_ROUTELOC0	RW	I/O Routing Location Register
0x07C	USARTn_ROUTELOC1	RW	I/O Routing Location Register

#### 18.5 Register Description

0551															ъ.	1.5																
Offset		T	T	T		T	T	1	T		T	T		T	Ві	t Po	SITI	on	1	T	T		T	T	Ī	T	ı	T T	T	Ī		
0x000	3	30	59	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	ဖ	2	4	က	7	-	0
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		2	OXO	0	0	0	0	0
Access	RW	₽	R M	₽			₹	R M	₩ M	RW	₩	RW	₩ M	₹	R ≪	₽	₽	₩	Z.	₩ M	₽	₩ M	Z.	₩ M		20	<u>}</u>	RW W	₹	ZW W	Z.	% N
Name	SMSDELAY	MVDIS	AUTOTX	BYTESWAP			SSSEARLY	ERRSTX	ERRSRX	ERRSDMA	BIT8DV	SKIPPERRF	SCRETRANS	SCMODE	AUTOTRI	AUTOCS	CSINV	TXINV	RXINV	TXBIL	CSMA	MSBF	CLKPHA	CLKPOL		9/10	n 0	MPAB	MPM	CCEN	LOOPBK	SYNC
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31	SM	1SDI	ELA	Y			0				RV	/		Syn	chr	ono	us N	last	ter S	am	ple	Del	ay									
		lay s		chro	nou	s Ma	aste	r sa	mple	e po	int t	o the	e ne	ext s	etup	edg	ge to	imi o	prov	e tir	ning	j an	d all	ow c	com	mun	icat	ion a	at hi	ghe	r	
30	M۱	/DIS	,				0				RV	/		Мај	ority	Vo	te D	isal	ole													
	Dis	sable	e ma	ajorit	ty vo	ote f	or 10	6x, 8	Вх а	nd 6	x ov	ers.	amp	oling	mod	des.																
29	AU	ITOT	ГХ				0				RV	/		Alw	ays	Trai	nsm	it W	/her	ı RX	( No	t Fu	ıll									
	Tra	ansn	nits a	as lo	ong	as F	RX is	not	full	. If 7	X is	em	pty,	unc	lerflo	ows	are	gen	erat	ed.												
28	BY	TES	SWA	·Ρ			0				RV	/		Byte	eswa	ap iı	n Do	oubl	le A	cce	sse	S										
	Se	t to s	swite	ch th	ne o	rder	of t	he b	ytes	s in	doul	ole a	acce	esse	S.																	
	Va	lue												Des	cript	ion																_
	0													Norr	mal I	oyte	ord	er														_
	1													Byte	ord	er s	wap	ped														
								_			_																					

				<del>`</del>
27:26	Reserved	To ensure tions	e compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
25	SSSEARLY	0	RW	Synchronous Slave Setup Early
	Setup data on sa	mple edge in sy	nchronous sla	ave mode to improve MOSI setup time

When set, the transmitter is disabled on framing and parity errors (asynchronous mode only) in the receiver.

 $\mathsf{RW}$ 

When set, the receiver is disabled on framing and parity errors (asynchronous mode only).

Value			Description
0			Received framing and parity errors have no effect on transmitter
1			Received framing and parity errors disable the transmitter
ERRSRX	0	RW	Disable RX on Error

Disable TX on Error

Value	Description
0	Framing and parity errors have no effect on receiver

24

23

**ERRSTX** 

0

	Name	Reset	Access	Description
	1			Framing and parity errors disable the receiver
22	ERRSDMA	0	RW	Halt DMA on Error
	When set, DMA re	equests will be cl	leared on fram	ning and parity errors (asynchronous mode only).
	Value			Description
	0			Framing and parity errors have no effect on DMA requests from the USART
	1			DMA requests from the USART are blocked while the PERR or FERR interrupt flags are set
21	BIT8DV	0	RW	Bit 8 Default Value
	The default value the 9th bit is set to			re used, and an 8-bit write operation is done, leaving the 9th bit unspecified,
20	SKIPPERRF	0	RW	Skip Parity Error Frames
	When set, the rece	eiver discards fra	ames with par	ity errors (asynchronous mode only). The PERR interrupt flag is still set.
19	SCRETRANS	0	RW	SmartCard Retransmit
	When in SmartCabled.	rd mode, a NAC	K'ed frame wi	Il be kept in the shift register and retransmitted if the transmitter is still ena-
18	SCMODE	0	RW	SmartCard Mode
	Llas this bit to one	ble or disable Sr	martCard mod	le.
17	AUTOTRI	0	RW	Automatic TX Tristate
17	AUTOTRI	0		
17	AUTOTRI When enabled, TX	0		Automatic TX Tristate
17	AUTOTRI When enabled, TA mission starts.	0		Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-
17	AUTOTRI When enabled, Tamission starts.  Value	0		Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by
17	AUTOTRI When enabled, Tomission starts.  Value	0		Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV
	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS	0 (TRI is set by ha	ardware whene	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle
	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the	0 (TRI is set by ha	ardware whene	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select
16	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the transmission ends  CSINV	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select  ctivated one baud-period before transmission starts, and deactivated when
16	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the transmission ends  CSINV  Default value is according to the control of the co	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select  ctivated one baud-period before transmission starts, and deactivated when  Chip Select Invert
16	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the transmission ends  CSINV  Default value is ac as a slave.	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select  ctivated one baud-period before transmission starts, and deactivated when  Chip Select Invert  selection of external slaves, as well as the selection of the microcontroller
16	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the transmission ends CSINV Default value is as a slave.  Value	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select  ctivated one baud-period before transmission starts, and deactivated when  Chip Select Invert  selection of external slaves, as well as the selection of the microcontroller  Description
16	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the transmission ends  CSINV Default value is as a slave.  Value  0  1  TXINV	0 CTRI is set by ha  0 e output on USn 0 ctive low. This aff	RW  CS will be accepted by the second	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select  ctivated one baud-period before transmission starts, and deactivated when the chip Select Invert to selection of external slaves, as well as the selection of the microcontroller to Description  Chip Select is active low
16	AUTOTRI When enabled, Tomission starts.  Value  0  1  AUTOCS When enabled, the transmission ends  CSINV Default value is as a slave.  Value  0  1  TXINV	0 CTRI is set by ha  0 e output on USn 0 ctive low. This aff	RW  CS will be accepted by the second	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-  Description  The output on U(S)n_TX when the transmitter is idle is defined by TXINV  U(S)n_TX is tristated whenever the transmitter is idle  Automatic Chip Select  ctivated one baud-period before transmission starts, and deactivated when  Chip Select Invert  selection of external slaves, as well as the selection of the microcontroller  Description  Chip select is active low  Chip select is active high  Transmitter Output Invert

Bit	Name	Reset	Access	Description
	1			Output from the transmitter is inverted before it is passed to U(S)n_TX
13	RXINV	0	RW	Receiver Input Invert
	Setting this bit will inv	ert the input to t	he USART	receiver.
	Value			Description
	0			Input is passed directly to the receiver
	1			Input is inverted before it is passed to the receiver
12	TXBIL	0	RW	TX Buffer Interrupt Level
	Determines the interre	upt and status le	evel of the	transmit buffer.
	Value	Mode		Description
	0	EMPTY		TXBL and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty.
	1	HALFFULL		TXBL and TXBLIF are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full.
11	CSMA	0	RW	Action on Slave-Select in Master Mode
	This register determine master mode.	nes the action to	be perforn	ned when slave-select is configured as an input and driven low while in
	Value	Mode		Description
	0	NOACTION		No action taken
	1	GOTOSLAVE	MODE	Go to slave mode
10	MSBF	0	RW	Most Significant Bit First
	Decides whether data	is sent with the	least sign	ificant bit first, or the most significant bit first.
	Value			Description
	0			Data is sent with the least significant bit first
	1			Data is sent with the most significant bit first
9	CLKPHA	0	RW	Clock Edge for Setup/Sample
	Determines where da	ta is set-up and	sampled a	according to the bus clock when in synchronous mode.
	Value	Mode		Description
	0	SAMPLELEAI	DING	Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode
	1	SAMPLETRA	ILING	Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode
8	CLKPOL	0	RW	Clock Polarity
	Determines the clock	polarity of the b	us clock us	sed in synchronous mode.
	Value	Mode		Description
	0	IDLELOW		The bus clock used in synchronous mode has a low base value

Bit	Name	Reset	Access	Description
	1	IDLEHIGH		The bus clock used in synchronous mode has a high base value
7	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6:5	OVS	0x0	RW	Oversampling
	Sets the number of cl gives better performa		UART bit-	period. More clock cycles gives better robustness, while less clock cycles
	Value	Mode		Description
	0	X16		Regular UART mode with 16X oversampling in asynchronous mode
	1	X8		Double speed with 8X oversampling in asynchronous mode
	2	X6		6X oversampling in asynchronous mode
	3	X4		Quadruple speed with 4X oversampling in asynchronous mode
4	MPAB	0	RW	Multi-Processor Address-Bit
	Defines the value of t the frame as a multi-p			s bit. An incoming frame with its 9th bit equal to the value of this bit marks
3	MPM	0	RW	Multi-Processor Mode
	Multi-processor mode	uses the 9th bi	t of the US	ART frames to tell whether the frame is an address frame or a data frame.
	Value			Description
	0			The 9th bit of incoming frames has no special function
	1			An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set
2	CCEN	0	RW	Collision Check Enable
	Enables collision che	cking on data wl	nen operat	ing in half duplex modus.
	Value			Description
	0			Collision check is disabled
	1			Collision check is enabled. The receiver must be enabled for the check to be performed
1	LOOPBK	0	RW	Loopback Enable
	Allows the receiver to	be connected d	lirectly to th	ne USART transmitter for loopback and half duplex communication.
	Value			Description
	0			The receiver is connected to and receives data from U(S)n_RX
	1			The receiver is connected to and receives data from U(S)n_TX
0	SYNC	0	RW	USART Synchronous Mode
		the USART is op		asynchronous or synchronous mode.
	Value			Description
	0			The USART operates in asynchronous mode

Bit	Name	Reset	Access	Description
	1			The USART operates in synchronous mode

# 18.5.2 USARTn\_FRAME - USART Frame Format Register

		•	
Offset			Bit Position
0x004	30 29 29 27 27	23 23 23 24 27 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	9
Reset			000 000
Access			W W W
Name			STOPBITS PARITY DATABITS
Bit	Name	Reset Acces	s Description
31:14	Reserved	To ensure compatibili tions	y with future devices, always write bits to 0. More information in 1.2 Conven-
13:12	STOPBITS	0x1 RW	Stop-Bit Mode
	Determines the number	per of stop-bits used.	
	Value	Mode	Description
	0	HALF	The transmitter generates a half stop bit. Stop-bits are not verified by receiver
	1	ONE	One stop bit is generated and verified
	2	ONEANDAHALF	The transmitter generates one and a half stop bit. The receiver verifies the first stop bit
	3	TWO	The transmitter generates two stop bits. The receiver checks the first stop-bit only
11:10	Reserved	To ensure compatibili tions	y with future devices, always write bits to 0. More information in 1.2 Conven-
9:8	PARITY	0x0 RW	Parity-Bit Mode
	Determines whether nous mode.	parity bits are enabled, a	nd whether even or odd parity should be used. Only available in asynchro-
	Value	Mode	Description
	0	NONE	Parity bits are not used
	2	EVEN	Even parity are used. Parity bits are automatically generated and checked by hardware.
	3	ODD	Odd parity is used. Parity bits are automatically generated and checked by hardware.
7:4	Reserved	To ensure compatibili tions	y with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	DATABITS	0x5 RW	Data-Bit Mode
	This register sets the	number of data bits in a	USART frame.
	Value	Mode	Description
	1	FOUR	Each frame contains 4 data bits
	2	FIVE	Each frame contains 5 data bits

Bit	Name	Reset A	Access	Description
	3	SIX		Each frame contains 6 data bits
	4	SEVEN		Each frame contains 7 data bits
	5	EIGHT		Each frame contains 8 data bits
	6	NINE		Each frame contains 9 data bits
	7	TEN		Each frame contains 10 data bits
	8	ELEVEN		Each frame contains 11 data bits
	9	TWELVE		Each frame contains 12 data bits
	10	THIRTEEN		Each frame contains 13 data bits
	11	FOURTEEN		Each frame contains 14 data bits
	12	FIFTEEN		Each frame contains 15 data bits
	13	SIXTEEN		Each frame contains 16 data bits

# 18.5.3 USARTn\_TRIGCTRL - USART Trigger Control Register

Offset					Ri	t Po	eiti	on													
0x008	T 0 6 8 7 9	το 4 ε c	1 - 0	6 8	<u> </u>	16	15		5 5	, ,		1_	T	T.				Π			
	31 30 28 28 27 26	23 24 25 25 23	2 2 2			7	7	4		7 ;	=   =	6	- ∞	7	9	2	4	က	7		0
Reset													+	0	0	0	0				
Access			et Access Description  Insure compatibility with future devices, always write bits to 0. More information in 1.2 Convents  RW Trigger PRS Channel Select  Channel. The PRS signal can enable RX and/or TX, depending on the setting of RXTEN and the prescription  Insure compatibility with future devices, always write bits to 0. More information in 1.2 Convents  RW Trigger PRS Channel Select  Channel 1 selected  Insure compatibility with future devices, always write bits to 0. More information in 1.2 Convents  RW Trigger PRS Channel 3 selected  Insure compatibility with future devices, always write bits to 0. More information in 1.2 Convents  RW PRS Channel 1 selected  Insure compatibility with future devices, always write bits to 0. More information in 1.2 Convents  RW Enable Receive Trigger After TX End of Frame Plus TCMPVAL2 Baud-times																		
Name					TSEL					KAAIAZEN	RXAIXIEN	TXARX2EN	TXARX1EN	<b>TXARX0EN</b>	AUTOTXTEN	TXTEN	RXTEN				
Bit	Name	Reset	Acces	s De	scrip	tion															
31:20	Reserved	To ensure co	mpatibility	/ with f	uture	dev	ices	, alw	ays ı	vrite	e bits	to 0	. Мо	re ir	forn	natio	on in	า 1.2	Col	nvei	n-
19:16	TSEL	0x0	RW	Tri	gger	PRS	S Ch	ann	el Se	lec	t										
	Select USART PRS to TXTEN.	Reset Access Description  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions  0x0 RW Trigger PRS Channel Select gger channel. The PRS signal can enable RX and/or TX, depending on the setting of RXTEN and  Mode Description  PRSCH0 PRS Channel 0 selected  PRSCH1 PRS Channel 1 selected  PRSCH2 PRS Channel 2 selected  PRSCH3 PRS Channel 3 selected  PRSCH4 PRS Channel 4 selected  PRSCH5 PRS Channel 5 selected  PRSCH6 PRS Channel 6 selected  PRSCH6 PRS Channel 7 selected  PRSCH7 PRS Channel 8 selected  PRSCH8 PRS Channel 9 selected  PRSCH9 PRS Channel 10 selected  PRSCH10 PRS Channel 10 selected																			
	Value	Mode		De	script	ion															_
	0	Reset Access Description  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions  0x0 RW Trigger PRS Channel Select rigger channel. The PRS signal can enable RX and/or TX, depending on the setting of RXTEN and  Mode Description  PRSCH0 PRS Channel 0 selected  PRSCH1 PRS Channel 1 selected  PRSCH2 PRS Channel 2 selected  PRSCH3 PRS Channel 3 selected  PRSCH4 PRS Channel 4 selected  PRSCH4 PRS Channel 5 selected  PRSCH5 PRS Channel 7 selected  PRSCH6 PRS Channel 7 selected  PRSCH7 PRS Channel 8 selected  PRSCH8 PRS Channel 9 selected  PRSCH9 PRS Channel 10 selected  PRSCH10 PRS Channel 10 selected  PRSCH10 PRS Channel 11 selected  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions  0 RW Enable Receive Trigger After TX End of Frame Plus TCMPVAL2																			
	1	Reset Access Description  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions  0x0 RW Trigger PRS Channel Select rigger channel. The PRS signal can enable RX and/or TX, depending on the setting of RXTEN and  Mode Description  PRSCH0 PRS Channel 0 selected  PRSCH1 PRS Channel 1 selected  PRSCH2 PRS Channel 2 selected  PRSCH3 PRS Channel 3 selected  PRSCH4 PRS Channel 4 selected  PRSCH4 PRS Channel 5 selected  PRSCH5 PRS Channel 6 selected  PRSCH6 PRS Channel 7 selected  PRSCH7 PRS Channel 8 selected  PRSCH8 PRS Channel 9 selected  PRSCH9 PRS Channel 10 selected  PRSCH10 PRS Channel 11 selected  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions  0 RW Enable Receive Trigger After TX End of Frame Plus TCMPVAL2 Baud-times  of frame will trigger the receiver after a TCMPVAL2 baud-time delay  0 RW Enable Receive Trigger After TX End of Frame Plus TCMPVAL1																			
	2	PRSCH2		PR	S Ch	anne	el 2	sele	cted												
	3	PRSCH3		PR	S Ch	anne	el 3	sele	cted												
	4	PRSCH4	Reset Access Description  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  0x0 RW Trigger PRS Channel Select ger channel. The PRS signal can enable RX and/or TX, depending on the setting of RXTEN at  Mode Description  PRSCH0 PRS Channel 0 selected PRSCH1 PRS Channel 1 selected PRSCH2 PRS Channel 2 selected PRSCH3 PRS Channel 3 selected PRSCH4 PRS Channel 4 selected PRSCH4 PRS Channel 5 selected PRSCH5 PRS Channel 6 selected PRSCH6 PRS Channel 7 selected PRSCH7 PRS Channel 8 selected PRSCH8 PRS Channel 9 selected PRSCH9 PRS Channel 10 selected PRSCH10 PRS Channel 11 selected To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions  0 RW Enable Receive Trigger After TX End of Frame Plus TCMPVAL2 Baud-times  frame will trigger the receiver after a TCMPVAL2 baud-time delay  10 RW Enable Receive Trigger After TX End of Frame Plus TCMPVAL2																		
	5	PRSCH5		PR	S Ch	anne	el 5	sele	cted												
	6	PRSCH6		PR	S Ch	anne	el 6	sele	cted												
	7	PRSCH7		PR	S Ch	anne	el 7	sele	cted												
	8	PRSCH8		PR	S Ch	anne	el 8	sele	cted												
	9	PRSCH9		PR	S Ch	anne	el 9	sele	cted												
	10	PRSCH10		PR	S Ch	anne	el 10	) sele	ected												
	11	PRSCH11		PR	S Ch	anne	el 11	sele	ected												
15:13	Reserved		mpatibility	/ with f	uture	dev	ices	, alw	ays ı	write	e bits	to 0	. Мо	re ir	nforn	natio	on in	1.2	Col	nvei	n-
12	RXATX2EN	0	RW					Trig	ger .	Afte	r TX	End	d of	Frar	ne F	Plus	TC	MΡ\	/AL2	2	
	When set, a TX end o	of frame will trig	ger the re	ceiver	after	a To	CMF	PVAL	2 baı	ud-t	ime d	lelay	′								
11	RXATX1EN	0	RW					Triç	ger .	Afte	er TX	End	d of	Frar	ne F	Plus	TC	MΡ\	/AL <sup>^</sup>	1	
	When set, a TX end o																				
10	RXATX0EN																				
	When set, a TX end o	of frame will trig	ger the re	ceiver	after	a To	CMF	PVAL	0 baı	ud-t	ime d	lelay	′								

Bit	Name	Reset	Access	Description
9	TXARX2EN	0	RW	Enable Transmit Trigger After RX End of Frame Plus TCMP2VAL
	When set, an RX e	end of frame will	trigger the tra	ansmitter after TCMP2VAL bit times to force a minimum response delay
8	TXARX1EN	0	RW	Enable Transmit Trigger After RX End of Frame Plus TCMP1VAL
	When set, an RX e	end of frame will	trigger the tra	ansmitter after TCMP1VAL bit times to force a minimum response delay
7	TXARX0EN	0	RW	Enable Transmit Trigger After RX End of Frame Plus TCMP0VAL
	When set, an RX e	end of frame will	trigger the tra	ansmitter after TCMP0VAL bit times to force a minimum response delay
6	AUTOTXTEN	0	RW	AUTOTX Trigger Enable
	When set, AUTOT	X is enabled as	long as the P	RS channel selected by TSEL has a high value
5	TXTEN	0	RW	Transmit Trigger Enable
	When set, the PRS	S channel selecte	ed by TSEL s	ets TXEN, enabling the transmitter on positive trigger edges.
4	RXTEN	0	RW	Receive Trigger Enable
	When set, the PRS	S channel select	ed by TSEL s	ets RXEN, enabling the receiver on positive trigger edges.
3:0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

#### 18.5.4 USARTn\_CMD - Command Register

10.0.4	<b>.</b>		. •	•	· · · · ·			9		•																						
Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	2	_	0
Reset				•	•	•						•									0	0	0	0	0	0	0	0	0	0	0	0
Access																					W 1	8	W 1	W 1	N 1	×	<b>X</b>	×	×	×	W1	<b>X</b>
Name																					CLEARRX	CLEARTX	TXTRIDIS	TXTRIEN	RXBLOCKDIS	RXBLOCKEN	MASTERDIS	MASTEREN	TXDIS	TXEN	RXDIS	RXEN
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:12	Re	serv	red				То	ens	ure	com	pati	bility	/ wit	h fu	ture	dev	vices	s, alı	vay.	s wr	ite b	its t	o 0.	Мог	re in	forn	natio	n in	1.2	Col	nver	7-

Bit	Name	Reset	Access	Description
31:12	Reserved		Access	
31.12	Neserveu	tions	працыпцу (	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CLEARRX	0	W1	Clear RX
	Set to clear receive	buffer and the R	X shift regis	ster.
10	CLEARTX	0	W1	Clear TX
	Set to clear transmit	t buffer and the T	X shift regi	ster.
9	TXTRIDIS	0	W1	Transmitter Tristate Disable
	Disables tristating o	f the transmitter	output.	
8	TXTRIEN	0	W1	Transmitter Tristate Enable
	Tristates the transm	itter output.		
7	RXBLOCKDIS	0	W1	Receiver Block Disable
	Set to clear RXBLO	CK, resulting in a	all incoming	frames being loaded into the receive buffer.
6	RXBLOCKEN	0	W1	Receiver Block Enable
	Set to set RXBLOC	K, resulting in all	incoming fr	rames being discarded.
5	MASTERDIS	0	W1	Master Disable
	Set to disable maste	er mode, clearing	the MAST	ER status bit and putting the USART in slave mode.
4	MASTEREN	0	W1	Master Enable
				R status bit. Master mode should not be enabled while TXENS is set to 1. STEREN before TXEN, or enable them both in the same write operation.
3	TXDIS	0	W1	Transmitter Disable
	Set to disable transi	mission.		
2	TXEN	0	W1	Transmitter Enable
	Set to enable data t	ransmission.		
1	RXDIS	0	W1	Receiver Disable
	Set to disable data	eception. If a fra	me is unde	r reception when the receiver is disabled, the incoming frame is discarded.
0	RXEN	0	W1	Receiver Enable
	Set to activate data	reception on U(S	S)n_RX.	

# 18.5.5 USARTn\_STATUS - USART Status Register

Offset				В	it Po	ositi	on														
0x010	30 30 29 28 27 26	25 24 23 23	20 20 19	18	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	-	0
Reset					0x0		0	_	0	0	0	0	0	0	_	0	0	0	0	0	0
Access					ď		22	2	Я	2	<u>د</u>	œ	8	<u>~</u>	~	22	22	œ	<u>~</u>	~	2
Name					TXBUFCNT		TIMERRESTARTED	TXIDLE	RXFULLRIGHT	RXDATAVRIGHT	TXBSRIGHT	TXBDRIGHT	RXFULL	RXDATAV	TXBL	TXC	TXTRI	RXBLOCK	MASTER	TXENS	RXENS
Bit	Name	Reset	Access	Descri	ption	1															
31:18	Reserved	To ensure contions	mpatibility w	ith future	e dev	vices	s, alı	vays	s wri	ite b	its to	0.	Mor	e in	form	natic	n in	1.2	Coi	nver	)-
17:16	TXBUFCNT	0x0	R	TX Buf	fer C	our	nt														
	Count of TX buffer en shifter register.	try 0, entry 1, a	nd TX shift r	egister.	For la	arge	fra	mes	, the	COL	unt is	s on	ly of	f TX	buf	fer e	entry	/ 0 a	and t	he T	ГХ
15	Reserved	To ensure contions	mpatibility w	ith future	e dev	vices	s, alı	vays	s wri	ite b	its to	0.	Mor	e in	form	natic	n in	1.2	Cor	nver	)-
14	TIMERRESTARTED	0	R	The US	ART	Tir	ner	Res	tart	ed It	tself	•									
	When the timer is res in the sequence of mu TCMP interrupt and memory to 0x1 to indi	ıltiple TCMP ev TIMERRESTAR	ents. Any no RTED is 0x0	on TCMI , an int	c time	ers	tart ( ervic	ever	nts w	vill c	lear	TIM	IERI	RES	STAF	RTE	D. V	Vhe	n the	ere i	s a
13	TXIDLE	1	R	TX Idle	!																
	Set when TX idle																				
12	RXFULLRIGHT	0	R	RX Ful	l of F	Righ	t Da	ata													
	When set, the entire F	RX buffer contai	ns right data	a. Only u	ısed	in I2	2S m	ode													
11	RXDATAVRIGHT	0	R	RX Dat	a Rig	ght															
	When set, reading RX	(DATA or RXDA		ight data	a. Els	se le	ft da	ata is	rea	ad. C	Only	use	d in	I2S	mo	de					
10	TXBSRIGHT	0	R	TX Buf		•				•											
	When set, the TX buff													d in	I2S	mo	de				
9	TXBDRIGHT When set, the TX buff	0 er expects doul	R ble right data	<b>TX Buf</b> a. Else i		-				_				ft da	ata. (	Only	/ use	ed ir	n 128	S mc	de
8	RXFULL	0	R	RX FIF	O Fu	ıll															
	Set when the RXFIFC more frame in the rec			eceive b	uffer	is n	o loi	nger	full.	Wh	en t	his I	bit is	s set	t, the	ere i	is st	ill ro	om 1	for c	ne
7	RXDATAV	0	R	RX Dat	a Va	lid															
	Set when data is avai	lable in the rece	eive buffer. C	Cleared	when	the	rec	eive	buf	fer is	s em	pty.									
6	TXBL	1	R	TX Buf	fer L	eve	I														
	Indicates the level of to Otherwise TXBL is se						set v	wher	neve	r the	e tra	nsm	nit b	uffei	r is c	com	plete	ely e	empt	ty.	

Bit	Name	Reset	Access	Description
5	TXC	0	R	TX Complete
	Set when a transmiss when data is written t	-		more data is available in the transmit buffer and shift register. Cleared
4	TXTRI	0	R	Transmitter Tristated
	Set when the transmi this bit is always read		and cleared	when transmitter output is enabled. If AUTOTRI in USARTn_CTRL is set
3	RXBLOCK	0	R	Block Incoming Data
	When set, the receive set at the instant the			s. An incoming frame will not be loaded into the receive buffer if this bit is received.
2	MASTER	0	R	SPI Master Mode
	Set when the USART mand.	operates as a r	naster. Set	using the MASTEREN command and clear using the MASTERDIS com-
1	TXENS	0	R	Transmitter Enable Status
	Set when the transmi	tter is enabled.		
0	RXENS	0	R	Receiver Enable Status
	Set when the receive	r is enabled.		

# 18.5.6 USARTn\_CLKDIV - Clock Control Register

Offset															Bi	t Po	siti	on														
0x014	31	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	- 0
Reset	0																			0000000				•			•		•			
Access	RW									RWH OX																						
Name	AUTOBAUDEN																		ì	2												

Bit	Name	Reset	Access	Description
31	AUTOBAUDEN	0	RW	AUTOBAUD Detection Enable
	Detects the baud rate	based on recei	ving a 0x55	5 frame (0x00 for IrDA). This is used in Asynchronous mode.
30:23	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
22:3	DIV	0x00000	RWH	Fractional Clock Divider
	Specifies the fractional field.	al clock divider f	or the USA	RT. Setting AUTOBAUDEN in USARTn_CLKDIV will overwrite the DIV
2:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 18.5.7 USARTn\_RXDATAX - RX Buffer Data Extended Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0
Reset					•		•		•								0	0										000x0				
Access																	22	22										2				
Name																	FERR	PERR										RXDATA				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	FERR	0	R	Data Framing Error
	Set if data in buffer h	as a framing erro	or. Can be	the result of a break condition.
14	PERR	0	R	Data Parity Error
	Set if data in buffer h	as a parity error	(asynchror	nous mode only).
13:9	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATA	0x000	R	RX Data
	Use this register to a	ccess data read	from the U	SART. Buffer is cleared on read access.

# 18.5.8 USARTn\_RXDATA - RX Buffer Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	6	5	4	က	2	1	0
Reset						•	•	•											•									ć	0000			
Access																													Ľ			
Name																												£	KXDAIA			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATA	0x00	R	RX Data
	Use this register to register.	access data rea	ad from USA	RT. Buffer is cleared on read access. Only the 8 LSB can be read using this

# 18.5.9 USARTn\_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads)

Offset															Ві	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset	0	0		•	•	•	•			000000000000000000000000000000000000000											<u> </u>											
Access	œ	2										œ					22	22										~				
Name	FERR1	PERR1										RXDATA1					FERR0	PERR0										RXDATA0				

	шшш		Щ	
Bit	Name	Reset	Access	Description
31	FERR1	0	R	Data Framing Error 1
	Set if data in buffer h	nas a framing er	ror. Can be	the result of a break condition.
30	PERR1	0	R	Data Parity Error 1
	Set if data in buffer h	nas a parity erro	r (asynchror	nous mode only).
29:25	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
24:16	RXDATA1	0x000	R	RX Data 1
	Second frame read f	rom buffer.		
15	FERR0	0	R	Data Framing Error 0
	Set if data in buffer h	nas a framing er	ror. Can be	the result of a break condition.
14	PERR0	0	R	Data Parity Error 0
	Set if data in buffer h	nas a parity erro	r (asynchror	nous mode only).
13:9	Reserved	To ensure co	empatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATA0	0x000	R	RX Data 0
	First frame read fron	n buffer.		

# 18.5.10 USARTn\_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset			1		1			1		1				1						2	OXO							2	0000			
Access																				۵	۲							۵	۷			
Name																					<u> </u>								סאואטאא			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:8	RXDATA1	0x00	R	RX Data 1
	Second frame read fr	om buffer.		
7:0	RXDATA0	0x00	R	RX Data 0
	First frame read from	buffer.		

# 18.5.11 USARTn\_RXDATAXP - RX Buffer Data Extended Peek Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			•	•		•	•	•			•	•				'	0	0		•		•					•	000x0				
Access																	œ	22										ď				
Name																	FERRP	PERRP										RXDATAP				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15	FERRP	0	R	Data Framing Error Peek
	Set if data in buffer ha	as a framing erro	or. Can be	the result of a break condition.
14	PERRP	0	R	Data Parity Error Peek
	Set if data in buffer ha	as a parity error	(asynchror	nous mode only).
13:9	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATAP	0x000	R	RX Data Peek
	Use this register to ac	cess data read	from the U	SART.

# 18.5.12 USARTn\_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	- ო	2	-	0
Reset	0	0										0x000					0	0										00000				
Access	2	2										2					22	22										α	<u> </u>			
Name	FERRP1	PERRP1										RXDATAP1					FERRP0	PERRP0										RXDATAPO				

		·		
Bit	Name	Reset	Access	Description
31	FERRP1	0	R	Data Framing Error 1 Peek
	Set if data in buffe	er has a framing e	error. Can be	the result of a break condition.
30	PERRP1	0	R	Data Parity Error 1 Peek
	Set if data in buffe	er has a parity erro	or (asynchror	nous mode only).
29:25	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
24:16	RXDATAP1	0x000	R	RX Data 1 Peek
	Second frame rea	ad from FIFO.		
15	FERRP0	0	R	Data Framing Error 0 Peek
	Set if data in buffe	er has a framing e	error. Can be	the result of a break condition.
14	PERRP0	0	R	Data Parity Error 0 Peek
	Set if data in buffe	er has a parity erro	or (asynchror	nous mode only).
13:9	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATAP0	0x000	R	RX Data 0 Peek
	First frame read fi	rom FIFO.		

# 18.5.13 USARTn\_TXDATAX - TX Buffer Data Extended Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	_	0
Reset		•	1									1					0	0	0	0	0							000x0				
Access																	>	>	>	>	>							≥				
Name																	RXENAT	TXDISAT	TXBREAK	TXTRIAT	UBRXAT							TXDATAX				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	RXENAT	0	W	Enable RX After Transmission
	Set to enable red	ception after trans	mission.	
14	TXDISAT	0	W	Clear TXEN After Transmission
	Set to disable tra	insmitter and rele	ase data bus o	directly after transmission.
13	TXBREAK	0	W	Transmit Data as Break
	Set to send data value of TXDATA		oient will see a	a framing error or a break condition depending on its configuration and the
12	TXTRIAT	0	W	Set TXTRI After Transmission
	Set to tristate tra	nsmitter by setting	g TXTRI after	transmission.
11	UBRXAT	0	W	Unblock RX After Transmission
	Set to clear RXB	LOCK after transi	mission, unblo	ocking the receiver.
10:9	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	TXDATAX	0x000	W	TX Data
	Use this register	to write data to th	e USART. If T	XEN is set, a transfer will be initiated at the first opportunity.

# 18.5.14 USARTn\_TXDATA - TX Buffer Data Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	8	7	9	5	4	က	2	1	0
Reset			•					•	•					•	•			•										000	0000			
Access																												>	>			
Name																												TYDATA	אואטאו			

Bit	Name	Reset	Acces	s Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TXDATA	0x00	W	TX Data
	This frame will be	e added to TX buf	fer. Only 8 L	SB can be written using this register. 9th bit and control bits will be cleared.

# 18.5.15 USARTn\_TXDOUBLEX - TX Buffer Double Data Extended Register

Offset															Bi	t Po	siti	on														
0x038	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	_	0
Reset	0	0	0	0	0							000x0					0	0	0	0	0							000x0	•			
Access	≥	≥	≥	≥	≥							≥					>	≥	≥	≥	>							≥				
Name	RXENAT1	TXDISAT1	TXBREAK1	TXTRIAT1	UBRXAT1							TXDATA1					RXENAT0	TXDISAT0	TXBREAK0	TXTRIAT0	UBRXAT0							TXDATA0				

			<u> </u>	
Bit	Name	Reset	Access	Description
31	RXENAT1	0	W	Enable RX After Transmission
	Set to enable recept	ion after transmi	ssion.	
30	TXDISAT1	0	W	Clear TXEN After Transmission
	Set to disable transn	nitter and release	e data bus	directly after transmission.
29	TXBREAK1	0	W	Transmit Data as Break
	Set to send data as value of USARTn_T		nt will see a	a framing error or a break condition depending on its configuration and the
28	TXTRIAT1	0	W	Set TXTRI After Transmission
	Set to tristate transm	nitter by setting T	XTRI after	transmission.
27	UBRXAT1	0	W	Unblock RX After Transmission
	Set clear RXBLOCK	after transmission	on, unblock	sing the receiver.
26:25	Reserved	To ensure contions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
24:16	TXDATA1	0x000	W	TX Data
	Second frame to wri	te to FIFO.		
15	RXENAT0	0	W	Enable RX After Transmission
	Set to enable recept	ion after transmi	ssion.	
14	TXDISAT0	0	W	Clear TXEN After Transmission
	Set to disable transn	nitter and release	e data bus	directly after transmission.
13	TXBREAK0	0	W	Transmit Data as Break
	Set to send data as value of TXDATA.	a break. Recipie	nt will see a	a framing error or a break condition depending on its configuration and the
12	TXTRIAT0	0	W	Set TXTRI After Transmission
	Set to tristate transm	nitter by setting T	XTRI after	transmission.
11	UBRXAT0	0	W	Unblock RX After Transmission
	Set clear RXBLOCK	after transmission	on, unblock	sing the receiver.
10:9	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	TXDATA0	0x000	W	TX Data
	First frame to write to	o buffer.		

# 18.5.16 USARTn\_TXDOUBLE - TX Buffer Double Data Register

Offset															Bi	t Po	siti	on														
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			1				•		•					•		1			•	2	0000							OXO				•
Access																				3	>							≥	:			
Name																					4							TXDATAD				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:8	TXDATA1	0x00	W	TX Data
	Second frame to write	e to buffer.		
7:0	TXDATA0	0x00	W	TX Data
	First frame to write to	buffer.		

# 18.5.17 USARTn\_IF - Interrupt Flag Register

Offset															Ві	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
Access																2	2	22	2	2	2	2	22	22	~	2	22	22	22	2	22	<u>~</u>
Name																TCMP2	TCMP1	TCMP0	TXIDLE	CCF	SSM	MPAF	FERR	PERR	TXUF	TXOF	RXUF	RXOF	RXFULL	RXDATAV	TXBL	TXC

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	TCMP2	0	R	Timer Comparator 2 Interrupt Flag
	Set when the tim	er reaches the cor	mparator 2 va	alue, TCMP2.
15	TCMP1	0	R	Timer Comparator 1 Interrupt Flag
	Set when the tim	er reaches the cor	mparator 1 va	alue, TCMP1.
14	TCMP0	0	R	Timer Comparator 0 Interrupt Flag
	Set when the Tin	ner reaches the co	mparator 0 v	alue, TCMP0.
13	TXIDLE	0	R	TX Idle Interrupt Flag
	Set when TX goe	es idle. At this poin	t, transmissio	on has ended
12	CCF	0	R	Collision Check Fail Interrupt Flag
	Set when a collis	sion check notices	an error in th	e transmitted data.
11	SSM	0	R	Slave-Select in Master Mode Interrupt Flag
	Set when the dev	vice is selected as	a slave wher	n in master mode.
10	MPAF	0	R	Multi-Processor Address Frame Interrupt Flag
	Set when a multi	-processor addres	s frame is de	etected.
9	FERR	0	R	Framing Error Interrupt Flag
	Set when a frame	e with a framing er	ror is receive	ed while RXBLOCK is cleared.
8	PERR	0	R	Parity Error Interrupt Flag
	Set when a frame	e with a parity erro	r (asynchron	ous mode only) is received while RXBLOCK is cleared.
7	TXUF	0	R	TX Underflow Interrupt Flag
	Set when operation of a new frame.	ing as a synchrond	ous slave, no	data is available in the transmit buffer when the master starts transmission
6	TXOF	0	R	TX Overflow Interrupt Flag
	Set when a write	is done to the trar	nsmit buffer v	while it is full. The data already in the transmit buffer is preserved.
5	RXUF	0	R	RX Underflow Interrupt Flag
	Set when trying t	to read from the re	ceive buffer v	when it is empty.
4	RXOF	0	R	RX Overflow Interrupt Flag
	Set when data is	incoming while th	e receive shi	ft register is full. The data previously in the shift register is lost.

Bit	Name	Reset	Access	Description
3	RXFULL	0	R	RX Buffer Full Interrupt Flag
	Set when the rece	eive buffer becom	es full.	
2	RXDATAV	0	R	RX Data Valid Interrupt Flag
	Set when data be	comes available i	n the receive	buffer.
1	TXBL	1	R	TX Buffer Level Interrupt Flag
	Set when buffer b fied buffer level.	ecomes empty if	buffer level is	s set to 0x0, or when the number of empty TX buffer elements equals speci-
0	TXC	0	R	TX Complete Interrupt Flag
	This interrupt is so	et after a transmis	ssion when bo	oth the TX buffer and shift register are empty.

# 18.5.18 USARTn\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	1	10	6	∞	7	9	2	4	က	2	_	0
Reset							•			•	•			•		0	0	0	0	0	0	0	0	0	0	0	0	0	0			0
Access																W	W	W	W	W	W	W	W1	W1	W	W	W1	W	×			<b>M</b>
Name																TCMP2	TCMP1	TCMP0	TXIDLE	CCF	SSM	MPAF	FERR	PERR	TXUF	TXOF	RXUF	RXOF	RXFULL			TXC

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
16	TCMP2	0	W1	Set TCMP2 Interrupt Flag
	Write 1 to set the TCN	MP2 interrupt fla	g	
15	TCMP1	0	W1	Set TCMP1 Interrupt Flag
	Write 1 to set the TCN	MP1 interrupt fla	9	
14	TCMP0	0	W1	Set TCMP0 Interrupt Flag
	Write 1 to set the TCN	MP0 interrupt fla	g	
13	TXIDLE	0	W1	Set TXIDLE Interrupt Flag
	Write 1 to set the TXI	DLE interrupt fla	g	
12	CCF	0	W1	Set CCF Interrupt Flag
	Write 1 to set the CCI	F interrupt flag		
11	SSM	0	W1	Set SSM Interrupt Flag
	Write 1 to set the SSN	M interrupt flag		
10	MPAF	0	W1	Set MPAF Interrupt Flag
	Write 1 to set the MP	AF interrupt flag		
9	FERR	0	W1	Set FERR Interrupt Flag
	Write 1 to set the FEF	RR interrupt flag		
8	PERR	0	W1	Set PERR Interrupt Flag
	Write 1 to set the PEF	RR interrupt flag		
7	TXUF	0	W1	Set TXUF Interrupt Flag
	Write 1 to set the TXL	JF interrupt flag		
6	TXOF	0	W1	Set TXOF Interrupt Flag
	Write 1 to set the TX0	OF interrupt flag		
5	RXUF	0	W1	Set RXUF Interrupt Flag
	Write 1 to set the RXI	JF interrupt flag		
4	RXOF	0	W1	Set RXOF Interrupt Flag
	Write 1 to set the RX0	OF interrupt flag		
3	RXFULL	0	W1	Set RXFULL Interrupt Flag
	Write 1 to set the RXI	FULL interrupt fla	ag	

Bit	Name	Reset	Access	Description
2:1	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	W1	Set TXC Interrupt Flag
	Write 1 to set the	TXC interrupt fla	g	

#### 18.5.19 USARTn\_IFC - Interrupt Flag Clear Register

		_			- 1					- 5																					
Offset														В	it Po	ositi	on														
0x048	33	29	28	27	26	25	24	23	22	1 2	20	9	<u> </u>	17	16	15	4	13	12	7	9	6	ω	_	9	2	4	က	7	_	0
Reset		•	•		•		•	•	•			•		•	0	0	0	0	0	0	0	0	0	0	0	0	0	0		•	0
Access															(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1			(R)W1
Name															TCMP2	TCMP1	TCMP0	TXIDLE	CCF	SSM	MPAF	FERR	PERR	TXUF	TXOF	RXUF	RXOF	RXFULL			TXC
Bit	Name					R	eset			Ac	ces	s	Des	crip	otior	1															
31:17	Reserv	/ed					ens ons	sure	COI	mpat	ibilit <u>:</u>	у и	vith f	ıture	de	vices	s, al	way	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	? Co	nver	1-
16	TCMP2	2				0				(R	)W1		Cle	ar T	СМІ	P2 lı	nter	rupt	Fla	g											
	Write 1 (This fe													turns	s the	e val	ue c	of the	e IF	and	clea	ars t	he c	orre	espo	ndir	ng ir	iterr	upt	flags	8
15	TCMP <sup>-</sup>	1				0				(R	)W1		Cle	ar T	СМІ	P1 li	nter	rupt	Fla	g											
	Write 1 (This fe													turns	s the	val	ue c	of the	e IF	and	clea	ars t	he c	orre	espo	ndir	ng ir	iterr	upt	flags	8
14	TCMP	0				0				(R	)W1		Cle	ar T	СМІ	P0 li	nter	rupt	Fla	g											
	Write 1 (This fe													turns	s the	val	ue c	of the	e IF	and	clea	ars t	he c	orre	espo	ndir	ng ir	iterr	upt	flags	3
13	TXIDLI	E				0				(R	)W1		Cle	ar T	XID	LE I	nter	rup	t Fla	ıg											
	Write 1 (This fe													turn	s the	e val	ue d	of the	e IF	and	cle	ars t	the o	corre	espo	ondii	ng ir	nterr	upt	flags	3
12	CCF					0				(R	)W1		Cle	ar C	CF	Inte	rrup	t Fl	ag												
	Write 1 feature											ıg ı	returi	ns th	e va	lue	of th	ne IF	and	d cle	ars	the	corr	esp	ondi	ing i	nter	rupt	flag	ıs (T	his
11	SSM					0				(R	)W1		Cle	ar S	SM	Inte	rru	ot FI	ag												
	Write 1 feature											ng	retur	ns th	ie va	alue	of th	ne IF	an	d cle	ears	the	corı	esp	ond	ing i	inter	rupt	t flaç	gs (T	his
10	MPAF					0				(R	)W1		Cle	ar N	IPAI	F Int	erru	ıpt F	Flag												
	Write 1 (This fe													rns	the v	/alu	e of	the	IF a	nd c	lear	s the	e co	rres	pon	ding	inte	erru	pt fla	ags	
9	FERR					0				(R	)W1		Cle	ar F	ERF	R Int	erru	ıpt F	Flag												
	Write 1 (This fe													rns	the v	/alu	e of	the	IF a	nd c	lear	s the	e co	rres	pon	ding	inte	erru	pt fla	ags	
8	PERR					0				(R	)W1		Cle	ar P	ERF	R Int	erru	ıpt l	Flag												
	Write 1 (This fe													ırns	the v	valu	e of	the	IF a	nd c	lear	s th	e co	rres	pon	ding	j inte	erru	pt fla	ags	
7	TXUF					0				(R	)W1		Cle	ar T	XUF	Int	erru	ıpt F	lag												

Write 1 to clear the TXUF interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags

(This feature must be enabled globally in MSC.).

Bit	Name	Reset	Access	Description
6	TXOF	0	(R)W1	Clear TXOF Interrupt Flag
		the TXOF interruptust be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
5	RXUF	0	(R)W1	Clear RXUF Interrupt Flag
		the RXUF interruptust be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
4	RXOF	0	(R)W1	Clear RXOF Interrupt Flag
		the RXOF interrupust be enabled glob	-	g returns the value of the IF and clears the corresponding interrupt flags .
3	RXFULL	0	(R)W1	Clear RXFULL Interrupt Flag
		the RXFULL interroust be enabled glob		ling returns the value of the IF and clears the corresponding interrupt flags .
2:1	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	(R)W1	Clear TXC Interrupt Flag
		the TXC interrupt fe enabled globally in		returns the value of the IF and clears the corresponding interrupt flags (This

# 18.5.20 USARTn\_IEN - Interrupt Enable Register

Offset	Bit Position												
0x04C	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
Access	N												
Name	TCMP2 TCMP1 TCMP1 TCMP1 TXIDLE CCF SSM MPAF FERR FERR TXUF TXUF TXUF TXUF TXUF TXUF TXUF TXUF												

Bit	Name	Reset	Access	Description				
31:17	Reserved			with future devices, always write bits to 0. More information in 1.2 Conven-				
16	TCMP2	0	RW	TCMP2 Interrupt Enable				
	Enable/disable t	he TCMP2 interrupt						
15	TCMP1	0	RW	TCMP1 Interrupt Enable				
	Enable/disable t	he TCMP1 interrupt						
14	TCMP0	0	RW	TCMP0 Interrupt Enable				
	Enable/disable t	he TCMP0 interrupt						
13	TXIDLE	0	RW	TXIDLE Interrupt Enable				
	Enable/disable t	he TXIDLE interrupt						
12	CCF	0	RW	CCF Interrupt Enable				
	Enable/disable t	he CCF interrupt						
11	SSM	0	RW	SSM Interrupt Enable				
	Enable/disable t	he SSM interrupt						
10	MPAF	0	RW	MPAF Interrupt Enable				
	Enable/disable t	he MPAF interrupt						
9	FERR	0	RW	FERR Interrupt Enable				
	Enable/disable t	he FERR interrupt						
8	PERR	0	RW	PERR Interrupt Enable				
	Enable/disable t	he PERR interrupt						
7	TXUF	0	RW	TXUF Interrupt Enable				
	Enable/disable the TXUF interrupt							
6	TXOF	0	RW	TXOF Interrupt Enable				
	Enable/disable t	he TXOF interrupt						
5	RXUF	0	RW	RXUF Interrupt Enable				
	Enable/disable t	he RXUF interrupt						
4	RXOF	0	RW	RXOF Interrupt Enable				
	Enable/disable t	he RXOF interrupt						

Bit	Name	Reset	Access	Description							
3	RXFULL	0	RW	RXFULL Interrupt Enable							
	Enable/disable the RXFULL interrupt										
2	RXDATAV	0	RW	RXDATAV Interrupt Enable							
	Enable/disable the RXDATAV interrupt										
1	TXBL	0	RW	TXBL Interrupt Enable							
	Enable/disable the	TXBL interrupt									
0	TXC	0	RW	TXC Interrupt Enable							
	Enable/disable the TXC interrupt										

# 18.5.21 USARTn\_IRCTRL - IrDA Control Register

Offset												Ri	it Posi	tion														
0x050	- 0 0	00 1	_ (	.0	ω 4	<u>س</u>	2	_	0	0	ω		Т		-	m 0	_		,	T	T	T		T				
	30 31	7   28	77	97	25 24	23	22	2	20	19	18	17	9 4	4	-	13	=	9		0 0	_	- (	ס ן נ	o	4	က	0 7	0
Reset																			0X0			_				0	000	0
Access																			₩ N		2	2				₩ N	R	§ S
Name																			IRPRSSEL		NEVERGE					IRFILT	IRPW	IREN
Bit	Name				Reset			Ac	ces	s	Des	crip	tion															
31:12	Reserved				To ens	sure	con	npati	bility	/ Wi	th fu	ture	device	es, a	alw	ays wi	ite b	its	to C	). Мо	re	info	rma	tioi	n in	1.2	Conve	n-
11:8	IRPRSSEI	_			0x0			RW	/		IrD <i>A</i>	PR	RS Cha	nne	el S	Select												
	A PRS car	n be us	sed	as	input t	o the	e pu	lse n	nodı	ulat	or in	stea	d of T	K. T	his	value	sele	ects	s the	cha	ınn	el to	o us	e.				
	Value				Mode						Des	cript	tion							EN S								
	0				PRSC	H0					PRS	Ch	annel	) se	elec	ted												_
	1				PRSC	H1					PRS	Ch	annel	1 se	elec	ted												
	2				PRSC	H2					PRS	Ch	annel	2 se	elec	ted												
	3				PRSC																							
	4				PRSC	H4			PRS Channel 4 selected																			
	5				PRSC	:H5				PRS Channel 4 selected PRS Channel 5 selected																		
	6				PRSC	:H6					PRS	Ch	annel	3 se	elec	ted												
	7				PRSC	H7					PRS	Ch	annel	7 se	elec	ted												
	8				PRSC	:H8					PRS	Ch	annel	3 se	elec	ted												
	9				PRSC	:H9					PRS	Ch	annel	9 se	elec	ted												
	10				PRSC	H10					PRS	6 Ch	annel	10 s	ele	ected												
	11				PRSC	H11					PRS	Ch	annel	11 s	ele	cted								ation in 1				
7	IRPRSEN				0			RW	/		IrDA	PR	RS Cha	nne	el E	nable	)											
	Enable the	PRS	cha	nne	el sele	cted	by I	RPF	RSS	EL :	as in	put	to IrDA	mo	odu	ıle inst	ead	of	TX.									
6:4	Reserved				To ens	sure	con	npati	bility	/ wi	th fu	ture	device	es, a	alw	ays wi	rite b	oits	to C	). Мо	re	info	rma	tioi	n in	1.2	Conve	n-
3	IRFILT				0			RW	/		IrDA	RX	<b>Filter</b>															
	Set to ena	ble filt	er oi	n Ir	DA de	mod	lulat	or.																				
	Value										Des	cript	tion															_
	0										No f	ilter	enable	d														_
	1												abled. be de				nust	be	higl	n for	at	leas	st 4	cor	nsed	cutiv	e clock	(

Bit	Name	Reset	Access	Description								
2:1	IRPW	0x0	RW	IrDA TX Pulse Width								
	Configure the	pulse width generate	d by the IrDA	A modulator as a fraction of the configured USART bit period.								
	Value	Mode		Description  IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1  IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1								
	0	ONE										
	1	TWO										
	2	THREE		IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1								
	3	FOUR		IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1								
0	IREN	0	RW	Enable IrDA Module								
	Enable IrDA module and rout USART signals through it.											

# 18.5.22 USARTn\_INPUT - USART Input Register

	Bit Position															
Offset												T				
0x058	27 28 39 34	23 24 25 2	2 2 5	18 7	15	4	13	12	11		တ ထ	^	0 10	4	0 7 7 0	
Reset					0					0XO		0			0×0	
Access					\S \					Se		₩			₩ M	
										SEL					4	
Name				CLKPRSSEL												
															RXPRSSEL	
Bit	Name	Reset	Access	Descrip	otion											
31:16	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions															
15	CLKPRS	0	RW	PRS CL	K Enab	ole										
	When set, the PRS	channel selected	as input to	CLK.												
14:12	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions															
11:8	CLKPRSSEL	0x0	RW	CLK PF	RS Char	nnel	Sele	ect								
	Select PRS channel	as input to CLK.														
	Value	Mode		Descrip	tion											
	0	PRSCH0		PRS Ch	Channel 0 selected											
	1	PRSCH1		PRS Ch	nannel 1	sel	ected	d								
	2	PRSCH2		PRS Ch	annel 2	sel	ected	d								
	3	PRSCH3		PRS Ch	annel 3	sel	ected	d								
	4	PRSCH4		PRS Ch	annel 4	sel	ected	b								
	5	PRSCH5		PRS Ch	annel 5	sel	ected	d								
	6	PRSCH6		PRS Ch	annel 6	sel	ected	b								
	7	PRSCH7		PRS Ch	annel 7	sel	ected	d								
	8	PRSCH8		PRS Ch	annel 8	sel	ected	d								
	9	PRSCH9		PRS Ch	annel 9	sel	ected	d								
	10	PRSCH10		PRS Ch	annel 1	0 se	electe	ed								
	11	PRSCH11		PRS Ch	annel 1	1 se	electe	ed								
7	RXPRS	0	RW	PRS RX	( Enable	<b>e</b>										
	When set, the PRS	channel selected	as input to	RX.												
6:4	Reserved	To ensure contions	npatibility v	with future	devices	s, al	lways	s wri	ite bi	its to	0. Mc	re in	format	ion in	1.2 Conven-	
3:0	RXPRSSEL	0x0	RW	RX PRS	S Chanr	el S	Selec	ct								
	Select PRS channel	as input to RX.														
	Value	Mode		Descrip	tion											

Bit	Name	Reset	Access	Description
	0	PRSCH0		PRS Channel 0 selected
	1	PRSCH1		PRS Channel 1 selected
	2	PRSCH2		PRS Channel 2 selected
	3	PRSCH3		PRS Channel 3 selected
	4	PRSCH4		PRS Channel 4 selected
	5	PRSCH5		PRS Channel 5 selected
	6	PRSCH6		PRS Channel 6 selected
	7	PRSCH7		PRS Channel 7 selected
	8	PRSCH8		PRS Channel 8 selected
	9	PRSCH9		PRS Channel 9 selected
	10	PRSCH10		PRS Channel 10 selected
	11	PRSCH11		PRS Channel 11 selected

# 18.5.23 USARTn\_I2SCTRL - I2S Control Register

	_	ū		
Offset				Bit Position
0x05C	33 33 23 23 23 23 23 27	26 25 24 23 23	1 2 8 5	0 1 2 3 4 5 2 6 8 8 7 9 8 7 9 9 7 7 7 7 7 7 7 9 8 8 7 9 9 9 7 9 7
Reset				000000
Access				W W W W W W W W W W W W W W W W W W W
				.
Name				FORMAT DELAY DMASPLIT JUSTIFY MONO EN
Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure col	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10:8	FORMAT	0x0	RW	I2S Word Format
	Configure the data	-width used interna	ally for I2S	data
	Value	Mode		Description
	0	W32D32		32-bit word, 32-bit data
	1	W32D24M		32-bit word, 32-bit data with 8 lsb masked
	2	W32D24		32-bit word, 24-bit data
	3	W32D16		32-bit word, 16-bit data
	4	W32D8		32-bit word, 8-bit data
	5	W16D16		16-bit word, 16-bit data
	6	W16D8		16-bit word, 8-bit data
	7	W8D8		8-bit word, 8-bit data
7:5	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	DELAY	0	RW	Delay on I2S Data
	Set to add a one-card I2S format	ycle delay betwee	n a transitio	on on the word-clock and the start of the I2S word. Should be set for stand-
3	DMASPLIT	0	RW	Separate DMA Request for Left/Right Data
	When set DMA red	quests for right-cha	annel data a	are put on the TXBLRIGHT and RXDATAVRIGHT DMA requests.
2	JUSTIFY	0	RW	Justification of I2S Data
	Determines wheth	er the I2S data is le	eft or right j	ustified
	Value	Mode		Description
	0	LEFT		Data is left-justified
	1	RIGHT		Data is right-justified
1	MONO	0	RW	Stero or Mono
	Switch between st			mono
-				

Bit	Name	Reset	Access	Description								
0	EN	0	RW	Enable I2S Mode								
	Set the U(S)ART in I2S mode.											

### 18.5.24 USARTn\_TIMING - Timing Register

Offset															Bi	t Po	sitio	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			000	•			0X0				0×0	•			0X0	•					•	•	•		•	•	•		•			
Access			Z.				₩				₩				₩ M																	
Name			CSHOLD				ICS				CSSETUP				TXDELAY																	

Bit	Name	Reset	Access	Description
31	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
30.28	CSHOLD.	0x0	RW	Chin Select Hold

Chip Select will be asserted after the end of frame transmission. When using TCMPn, normally set TIMECMPn\_TSTART to DISABLE to stop general timer and to prevent unwanted interrupts.

Value	Mode	Description
0	ZERO	Disable CS being asserted after the end of transmission
1	ONE	CS is asserted for 1 baud-times after the end of transmission
2	TWO	CS is asserted for 2 baud-times after the end of transmission
3	THREE	CS is asserted for 3 baud-times after the end of transmission
4	SEVEN	CS is asserted for 7 baud-times after the end of transmission
5	TCMP0	CS is asserted after the end of transmission for TCMPVAL0 baud-times
6	TCMP1	CS is asserted after the end of transmission for TCMPVAL1 baud-times
7	TCMP2	CS is asserted after the end of transmission for TCMPVAL2 baud-times
Reserved	To ensure compa	atibility with future devices, always write bits to 0. More information in 1.2 Conven-

Inter-character spacing after each TX frame while the TX buffer is not empty. When using USART\_TIMECMPn, normally set TSTART to DISABLE to stop general timer and to prevent unwanted interrupts.

Inter-character Spacing

Value	Mode	Description
0	ZERO	There is no space between charcters
1	ONE	Create a space of 1 baud-times before start of transmission
2	TWO	Create a space of 2 baud-times before start of transmission
3	THREE	Create a space of 3 baud-times before start of transmission
4	SEVEN	Create a space of 7 baud-times before start of transmission
5	TCMP0	Create a space of before the start of transmission for TCMPVAL0 baud-times
6	TCMP1	Create a space of before the start of transmission for TCMPVAL1 baud-times

27

26:24

**ICS** 

0x0

RW

				JSART - Universal Synchronous Asynchronous Receiver/Transmitte
Bit	Name	Reset	Access	Description
	7	TCMP2		Create a space of before the start of transmission for TCMPVAL2 baud-times
23	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
22:20	CSSETUP	0x0	RW	Chip Select Setup
				rame transmission. When using USART_TIMECMPn, normally set TSTART tunwanted interrupts.
	Value	Mode		Description
	0	ZERO		CS is not asserted before start of transmission
	1	ONE		CS is asserted for 1 baud-times before start of transmission
	2	TWO		CS is asserted for 2 baud-times before start of transmission
	3	THREE		CS is asserted for 3 baud-times before start of transmission
	4	SEVEN		CS is asserted for 7 baud-times before start of transmission
	5	TCMP0		CS is asserted before the start of transmission for TCMPVAL0 baud-times
	6	TCMP1		CS is asserted before the start of transmission for TCMPVAL1 baud-times
	7	TCMP2		CS is asserted before the start of transmission for TCMPVAL2 baud-times
19	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
18:16	TXDELAY	0x0	RW	TX Frame Start Delay
		times to delay the stogeneral timer and to		e transmission. When using USART_TIMECMPn, normally set TSTART to nwanted interrupts.
	Value	Mode		Description
	0	DISABLE		Disable - TXDELAY in USARTn_CTRL can be used for legacy
	1	ONE		Start of transmission is delayed for 1 baud-times
	2	TWO		Start of transmission is delayed for 2 baud-times
	3	THREE		Start of transmission is delayed for 3 baud-times
	4	SEVEN		Start of transmission is delayed for 7 baud-times
	5	TCMP0		Start of transmission is delayed for TCMPVAL0 baud-times
	6	TCMP1		Start of transmission is delayed for TCMPVAL1 baud-times
	7	TCMP2		Start of transmission is delayed for TCMPVAL2 baud-times
15:0	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

HALT. NOTE\*\* The core clock should be equal to or faster than the peripheral clock; otherwise, each single step could transmit multiple

frames instead of just transmitting one frame.

#### 18.5.25 USARTn CTRLX - Control Register Extended

Offset												В	it Pc	sitio	n															
0x064	30	28	27	26	25	23	22	2 2	20	6	2 &	17	16	15	14	13	12	7	19	6	ω	, ,	$\overline{\ }$	9	5	4	က	2	_	Ī
Reset																					-					1	0	0	0	
Access																											8	₹	₩ W	
Name																											RTSINV	CTSEN	CTSINV	
Bit	Name				Rese	ŧ		A	cces	s	Des	scrip	otion																	
31:4	Reserved				To en		со	mpa	tibilit	y w	ith fo	uture	e dev	ices,	alv	vays	S W	rite l	oits	to 0	. Ма	ore	inf	orn	nati	on ii	า 1.2	? Co	nve	n
3	RTSINV				0			R'	W		RT	S Piı	n Inv	ersi	on															
	When set	, the	RTS	S pin	polar	ity is	inv	erted	d.																					
	Value										Des	scrip	tion																	
	0										The	US	n_R	TS pi	n is	lov	v tru	ıe												
	1										The	e US	n_R	TS pi	n is	hig	ıh tı	ue												
2	CTSEN				0			R'	W		СТ	S Fu	ncti	on E	nak	oled														_
	When set ue transm										ad ir	nto th	ne TX					S. A	ny (	data	in '	the	: Τ>	( sł	nift i	regi	ster	will	cont	tir
	Value											scrip																		_
	0											ore (									_									
	1										Sto	p tra	ınsm	itting	wh	ien (	CTS	S is	neg	ated	t ——									_
1	CTSINV				0			R'	W		СТ	S Piı	n Inv	ersi	on															
	When set	, the	CTS	S pin	polar	ity is	inv	erted	d.																					
	Value										Des	scrip	tion																	_
	0										The	US	n_C	TS pi	n is	s lov	v tri	ле												
											The	US	n_C	TS pi	n is	s hig	jh ti	ue												
	1				0			R'	W		Del	bug	Halt																	
0	DBGHAL	Γ			U																									
0		Γ			U																									
0		Γ									Des	scrip	tion																	_
0	DBGHAL	 Γ												trans	mit	unt	il T	X bı	ıffer	is e	emp	ty								

# 18.5.26 USARTn\_TIMECMP0 - Used to Generate Interrupts and Various Delays

Name   Reset   Access   Description	Offset												Bit	Ро	sitic	on														
Name	0x068	30 33	28	27	26	24	23	22	21	20	19	18	17	16	15	14	13	12	7	9	6	8	7	. (	ם ע	,	4 (	n (	N 4	- 0
Name   Page   Reset			'	'	0			000				0×0		'			1	•	•	<u> </u>	•			'		00×0	•	1		
Bit   Name   Reset   Access   Description	Access					S.			Ŋ.				χ ≷														RW			
Reserved   To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions	Name					RESTARTEN			TSTOP				TSTART														TCMPVAL			
RESTARTEN 0 RW Restart Timer on TCMP0  Each TCMP0 event will reset and restart the timer  Value Description  0 Disable the timer restarting on TCMP0  1 Enable the timer restarting on TCMP0  23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  22:20 TSTOP 0x0 RW Source Used to Disable Comparator 0  Select the source which disables comparator 0  Value Mode Description  0 TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event  1 TXST Comparator 0 is disabled at the start of transmission  2 RXACT Comparator 0 is disabled on RX going going Active (default: low)  3 RXACTN Comparator 0 is disabled on RX going Inactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX complete	Bit	Name			R	eset			Acc	ess	s [	Desc	ript	ion																
Each TCMP0 event will reset and restart the timer	31:25	Reserved					ure	сот	patik	oility	wit	th futi	ure (	dev	ices	, alv	vay	's WI	rite t	oits i	to 0	. Мо	re i	nfo	rmat	tion	in 1	1.2 C	Conv	en-
Value Description  Disable the timer restarting on TCMP0  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  TSTOP 0x0 RW Source Used to Disable Comparator 0  Value Mode Description  TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event  TXST Comparator 0 is disabled at the start of transmission  RXACT Comparator 0 is disabled on RX going going Active (default: low)  RESERVED TO ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  TSTART 0x0 RW Timer Start Source  Value Mode Description  DisABLE Comparator 0 is disabled  TXEOF Comparator 0 and timer are started at TX end of frame  Comparator 0 is disabled	24	RESTART	EN		0				RW	,	ı	Rest	art <sup>-</sup>	Tim	er o	n T	CM	P0												
0 Disable the timer restarting on TCMP0 1 Enable the timer restarting on TCMP0 23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 22:20 TSTOP 0x0 RW Source Used to Disable Comparator 0 Select the source which disables comparator 0  Value Mode Description 0 TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event 1 TXST Comparator 0 is disabled at the start of transmission 2 RXACT Comparator 0 is disabled on RX going going Active (default: low) 3 RXACTN Comparator 0 is disabled on RX going lactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source Source used to start comparator 0 and timer  Value Mode Description 0 DISABLE Comparator 0 is disabled 1 TXEOF Comparator 0 and timer are started at TX end of frame 2 TXC Comparator 0 and timer are started at TX complete		Each TCM	1P0 e	vent	will re	eset	and	resta	art th	e tii	mer	•																		
Enable the timer restarting on TCMP0		Value										Desc	ripti	on																
Reserved   To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions		0									ı	Disab	ole t	he t	ime	r res	star	ting	on <sup>-</sup>	TCM	1P0									
TSTOP 0x0 RW Source Used to Disable Comparator 0  Select the source which disables comparator 0  Value Mode Description  0 TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event  1 TXST Comparator 0 is disabled at the start of transmission  2 RXACT Comparator 0 is disabled on RX going going Active (default: low)  3 RXACTN Comparator 0 is disabled on RX going Inactive  Proceedings of the start of transmission  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		1	1 Enable the timer restarting on TCMP0  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Co																											
Value Mode Description  TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event  TXST Comparator 0 is disabled at the start of transmission  RXACT Comparator 0 is disabled on RX going going Active (default: low)  RESERVED TO Ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  TSTART 0x0 RW Timer Start Source  Value Mode Description  DISABLE Comparator 0 is disabled  TXEOF Comparator 0 is disabled  TXEOF Comparator 0 is disabled  Comparator 0 is disabled  TXEOF Comparator 0 is disabled	23	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Cotions														Conv	ren-													
Value Mode Description  1 TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event  1 TXST Comparator 0 is disabled at the start of transmission  2 RXACT Comparator 0 is disabled on RX going going Active (default: low)  3 RXACTN Comparator 0 is disabled on RX going lnactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete	22:20	TSTOP			0	κ0			RW	,	;	Sour	ce l	Jse	d to	Dis	sab	le C	om	para	ator	0								
0 TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event  1 TXST Comparator 0 is disabled at the start of transmission  2 RXACT Comparator 0 is disabled on RX going going Active (default: low)  3 RXACTN Comparator 0 is disabled on RX going Inactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		Select the	sour	ce w	hich o	lisab	les c	comp	arat	or C	)																			
gers a TCMP0 event  1 TXST Comparator 0 is disabled at the start of transmission  2 RXACT Comparator 0 is disabled on RX going going Active (default: low)  3 RXACTN Comparator 0 is disabled on RX going Inactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		Value			М	ode					ı	Desc	ripti	on																
2 RXACT Comparator 0 is disabled on RX going going Active (default: low) 3 RXACTN Comparator 0 is disabled on RX going lnactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		0			T	CMP	0				(	Comp gers	para a T0	ator CMF	0 is 20 e	disa ven	able t	ed w	hen	the	col	ınter	r eq	ual	s TC	CMF	PVA	L an	d tri	g-
3 RXACTN Comparator 0 is disabled on RX going Inactive  19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		1			T	XST					(	Com	para	ator	0 is	disa	able	ed a	the	sta	rt o	f trar	nsm	niss	ion					
19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		2			R	XAC	Т				(	Com	para	ator	0 is	disa	able	ed o	n RX	〈 go	ing	goin	ıg A	ctiv	/e (d	lefa	ult:	low)		
18:16 TSTART 0x0 RW Timer Start Source  Source used to start comparator 0 and timer  Value Mode Description  0 DISABLE Comparator 0 is disabled  1 TXEOF Comparator 0 and timer are started at TX end of frame  2 TXC Comparator 0 and timer are started at TX Complete		3			R	XAC	TN				(	Com	para	ator	0 is	disa	able	ed o	n RX	( go	ing	Inac	tive	•						
Source used to start comparator 0 and timer       Value     Mode     Description       0     DISABLE     Comparator 0 is disabled       1     TXEOF     Comparator 0 and timer are started at TX end of frame       2     TXC     Comparator 0 and timer are started at TX Complete	19	Reserved					ure	сот	patik	oility	wit	th futi	ure (	dev	ices	, alv	vay	'S WI	ite k	oits	to 0	. Мо	re i	nfo	rmat	tion	in 1	1.2 C	Conv	en-
ValueModeDescription0DISABLEComparator 0 is disabled1TXEOFComparator 0 and timer are started at TX end of frame2TXCComparator 0 and timer are started at TX Complete	18:16	TSTART			0	κ0			RW	,	•	Time	r St	art	Sou	ırce	ļ													
DISABLE Comparator 0 is disabled  TXEOF Comparator 0 and timer are started at TX end of frame  TXC Comparator 0 and timer are started at TX Complete		Source us	ed to	star	t com	para	tor 0	and	time	er																				
1 TXEOF Comparator 0 and timer are started at TX end of frame 2 TXC Comparator 0 and timer are started at TX Complete		Value			М	ode					I	Desc	ripti	on																
2 TXC Comparator 0 and timer are started at TX Complete		0			D	ISAB	LE				(	Com	para	ator	0 is	disa	able	ed												
		1			T	KEO	F				(	Com	oara	ator	0 ar	nd ti	me	r are	sta	rted	at	TΧ є	end	of t	ram	е				
3 RXACT Comparator 0 and timer are started at RX going Active (default: low)		2			T.	XC					(	Com	para	ator	0 ar	nd ti	me	r are	sta	rted	l at	TX (	Com	nple	ete					
		3			R	XAC	Т				(	Com	para	ator	0 ar	nd ti	me	r are	sta	rted	l at	RX (	goin	ng A	Activ	e (c	defa	ult: l	ow)	
4 RXEOF Comparator 0 and timer are started at RX end of frame		4			R	XEO	F				(	Com	para	ator	0 ar	nd ti	me	r are	sta	rted	l at	RX 6	end	of	fram	е				
4 RXEOF Comparator 0 and timer are started at RX end of frame																													,	

Bit	Name	Reset	Access	Description									
15:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
7:0	TCMPVAL	0x00	RW	Timer Comparator 0									
	When the timer equals TCMPVAL, this signals a TCMP0 event and sets the TCMP0 flag. This event can also be used to enable various USART functionality. A value of 0x00 represents 256 baud times.												

# 18.5.27 USARTn\_TIMECMP1 - Used to Generate Interrupts and Various Delays

Offset									В	it Po	sitic	on											
0x06C	30 30 29	28	5 5 i	25	23	22	20	19	18 7	16	15	4	5 5	7	10	o 8	7	. و	2	4	က	7	- 0
Reset				0		, OXO	8		0x0		·	,				,		'		2	0000		
Access				₩ M		/\\Q			\ \ \ \ \ \ \											<u> </u>	Š		
Name				RESTARTEN		TOTOL	5		TSTART											TOMOVAL			
Bit	Name		F	Reset		A	cces	s	Descrip	otion													
31:25	Reserved			To ens tions	ure	compa	tibilit	y wi	th future	e dev	ices,	, alw	ays w	rite l	oits to	0. Mc	ore i	infor	matio	on in	1.2 (	Conv	/en-
24	RESTART	EN	(	)		F	W		Restart	Tim	er o	n TC	MP1										
	Each TCN	IP1 eve	nt will	reset a	and i	restart	the t	imeı	r														
	Value								Descrip	tion													
	0								Disable	the t	timer	res	tarting	on <sup>-</sup>	ГСМ	P1							
	1 Enable the timer restarting on TCMP1																						
23	Reserved	eserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Co														Conv	/en-						
22:20	TSTOP	tions																					
	Select the	source	which	disabl	les c	ompa	rator	1															
	Value		ľ	Mode					Descrip	tion													
	0			TCMP <sup>-</sup>	1				Compai gers a l					vhen	the	counte	r eq	quals	TC	MPV	AL ar	nd tri	g-
	1			TXST					Compa	rator	1 is	disa	bled a	t TX	start	TX Er	ngin	ne					
	2		F	RXAC <sup>-</sup>	Т				Compa	rator	1 is	disa	bled c	n R	( goi	ng goir	ng A	Activ	e (de	efault	t: low	)	
	3		F	RXAC <sup>-</sup>	TN				Compa	rator	1 is	disa	bled o	n R	( goi	ng Inad	ctive	е					
19	Reserved			To ens	ure	compa	tibilit	y wi	th future	dev	ices,	, alw	ays w	rite l	oits to	0. Mc	ore i	infor	matio	on in	1.2 (	Conv	/en-
18:16	TSTART		(	Ox0		F	W		Timer S	Start	Sou	rce											
	Source us	ed to st	art cor	nparat	or 1	and ti	mer																
	Value		ľ	Mode					Descrip	tion													
	0			DISAB	LE				Compa	rator	1 is	disa	bled										
	1			TXEOF	=				Compa														
	2			TXC					Compa	rator	1 an	d tir	ner ar	e sta	rted	at TX (	Con	nple	te				
	3		F	RXAC <sup>-</sup>	Т				Compai low)	rator	1 an	ıd tir	ner ar	e sta	rted	at RX	goir	ng g	oing .	Activ	e (de	efaul	t: 
	4		F	RXEO	F				Compa	rator	1 an	d tir	ner ar	e sta	rted	at RX	end	l of f	rame	•			

Bit	Name	Reset	Access	Description
15:8	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TCMPVAL	0x00	RW	Timer Comparator 1
				TCMP1 event and sets the TCMP1 flag. This event can also be used to 0x00 represents 256 baud times.

# 18.5.28 USARTn\_TIMECMP2 - Used to Generate Interrupts and Various Delays

Offset												Bi	t Po	sitio	on														
0x070	31	29	28	26	25	24	23	22	20	19	18	17	16	15	4	13	12	7	10	2 6	ω ω	7	٠ (	ם ע	,	4 c	ى د	1 -	0
Reset						0		,	2			000														0x00			
Access						Z.		i	<u>}</u>			₩ M														X ≪			
Name						RESTARTEN		1	2 2 2			TSTART														TCMPVAL			
Bit	Name	•			Re	set		1	Acces	ss	Des	crip	tion																
31:25	Rese	rved			To tion		ure	comp	atibili	ty wi	ith fut	ture	dev	ices	, alv	vay	's WI	ite k	oits	to (	). Мо	re	info	rmat	tion	in 1	.2 C	onvei	n-
24	REST	ART	EN		0			ı	RW		Rest	tart	Tim	er o	n T	СМ	P2												
	Each	TCM	P2 eve	ent w	ill res	set a	and	restai	t the	time	r																		
	Value	;									Desc	cript	ion																
	0										Disa	ble	the 1	time	r res	star	ting	on <sup>-</sup>	TCI	MP2	2								
	1										Enal	ble t	he t	imer	res	tart	ing	on T	CN	/IP2									
23	Rese	rved			To tion		ure	сотр	atibili	'y wi	ith fut	ture	dev	ices	, alv	vay	's WI	rite t	oits	to C	). Ма	re	info	rmat	tion	in 1	.2 C	onvei	n-
22:20	TSTC	)P			0x0	)		ı	RW		Sou	rce	Use	d to	Dis	sab	le C	om	par	ato	r 2								
	Selec	t the	source	whice	ch di	sabl	es c	ompa	ırator	2																			
	Value	}			Мо	de					Desc	cript	ion																
	0				TC	MP2	2				Com						ed w	hen	the	e co	untei	r e	qual	s TC	CMF	PVAI	_ and	d trig-	-
	1				TX	ST					Com	par	ator	2 is	disa	able	ed at	t TX	sta	art T	X Er	ngir	ne						
	2				RX	AC	Γ				Com	par	ator	2 is	disa	able	ed o	n RX	⟨ go	oing	goir	ng /	Activ	/e (d	lefa	ult:	low)		
	3				RX	AC	ΓN				Com	par	ator	2 is	disa	able	ed o	n RX	⟨ go	oing	Inac	ctiv	'e						
19	Rese	rved			To tion		ure	сотр	atibili	'y wi	ith fut	ture	dev	ices	, alv	vay	's WI	rite t	oits	to C	). Ма	re	info	rmat	tion	in 1	.2 C	onvei	n-
18:16	TSTA	.RT			0x0	)		ı	RW		Time	er S	tart	Sou	ırce	,													
	Sourc	e use	ed to s	tart c	omp	arat	or 2	and t	imer																				
	Value	;			Мо	de					Desc	cript	ion																
	0				DIS	SAB	LE				Com	par	ator	2 is	disa	able	ed												
	1				TX	EOF	=				Com	par	ator	2 ar	nd ti	mei	r are	sta	rte	d at	TΧ є	enc	d of t	ram	е				
	2				TX	С					Com	par	ator	2 ar	nd ti	mei	r are	sta	rte	d at	TX (	Cor	mple	ete					
	3				RX	AC	Γ				Com low)	-	ator	2 ar	nd ti	mei	r are	sta	rte	d at	RX (	goi	ng g	joing	g Ac	tive	(def	fault:	
	4				RX	EOI	=				Com	par	ator	2 ar	nd ti	mei	r are	sta	rte	d at	RX 6	enc	d of	fram	ie				

Bit	Name	Reset	Access	Description
15:8	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TCMPVAL	0x00	RW	Timer Comparator 2
		•	•	a TCMP2 event and sets the TCMP2 flag. This event can also be used to 0x00 represents 256 baud times.

# 18.5.29 USARTn\_ROUTEPEN - I/O Routing Pin Enable Register

Offset											Е	Bit P	osi	ion													
0x074	30	29	28	26	25	33	22	21	20	19	18	16	5 5	4	13	12	7	9 ,	ာ ထ	7	9	5	4	က	2	1	0
Reset						-																0	0	0	0	0	0
Access																						₩ §	S N	S.	S.	RW	ZW W
Name																						RTSPEN	CTSPEN	CLKPEN	CSPEN	TXPEN	RXPEN
Bit	Name				Rese	t		Ac	ces	s D	escri	ptio	n														
31:6	Reser	ved			To en tions	sure	com	pati	bility	with	futur	e de	evice	es, al	ways	s wr	ite b	its to	0. Mc	ore i	nforn	natio	on in	1.2	Coi	nven	)-
5	RTSP	EN			0			RW	/	R	TS Pi	n E	nab	le													
	When	set, th	he RTS	S pin	of the	USA	RT i	is er	nable	ed.																	
	Value				-					D	escrip	otion	า														_
	0									Т	he US	Sn_F	RTS	pin i	s dis	able	ed										
	1									Т	he US	Sn_F	RTS	pin i	s en	able	ed										_
4	CTSP	EN			0			RW	/	C	TS Pi	n E	nab	le													
	When	set, th	he CTS	S pin	of the	USA	RT	is er	nable	ed.																	
	Value									С	escrip	otion	า														_
	0									Т	he US	Sn_C	CTS	pin i	s dis	able	ed										
	1									Т	he US	Sn_C	CTS	pin i	s en	able	ed										_
3	CLKP	EN			0			RW	/	C	LK P	in E	nab	le													
	When	set, th	he CLł	<pin< th=""><th>of the</th><th>USA</th><th>.RT i</th><th>is er</th><th>nable</th><th>ed.</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></pin<>	of the	USA	.RT i	is er	nable	ed.																	
	Value									С	escrip	otion	า														_
	0									Т	he US	Sn_C	CLK	pin i	s dis	able	ed										
	1									Т	he US	Sn_C	CLK	pin i	s en	able	d										_
2	CSPE	:N			0			RW	/	C	S Pin	En	able	)													
	When	set, th	he CS	pin d	of the U	JSAF	RT is	ena	abled	d.																	
	Value									С	escrip	otion	า														_
	0									Т	he US	Sn_C	CS p	in is	disa	bled	t										
	1									Т	he US	Sn_C	CS p	in is	enal	bled											_
1	TXPE	N			0			RW	/	Т	X Pin	Ena	able	!													
	When	set, th	he TX/	MOS	SI pin c	f the	USA	ART	is e	nabl	ed																
	Value									D	escrip	otion	1														_
	0									Т	he U(	S)n_	_TX	(MO	SI) p	in is	s dis	abled	l								_
	1									Т	he U(	S)n_	_TX	(MO	SI) p	in is	s en	abled									

Bit	Name	Reset	Access	Description
0	RXPEN	0	RW	RX Pin Enable
	When set, the RX/MI	SO pin of the U	SART is en	abled.
	Value			Description
	0			The U(S)n_RX (MISO) pin is disabled
	1			The U(S)n_RX (MISO) pin is enabled

# 18.5.30 USARTn\_ROUTELOC0 - I/O Routing Location Register

Offset															Bi	t Po	siti	on														
0x078	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					0	0000							6	OXO							2	noxo							()	0000		
Access					2	2							2	<u>}</u>							Ž	<u>}</u>							2	2		
Name					7	CENT							0	CSLOC							\ \ \ \	)   YEO							\ \ \ \ \	N C		

Name		CLKLC			CSLOC		TXLOC		RXLOC
Bit	Name		Reset	Access	Description	1			
31:30	Reserv	red .	To ensure con tions	npatibility v	vith future dev	vices, alv	ways write bits to 0. Mo	re inforn	nation in 1.2 Conven-
29:24	CLKLC	)C	0x00	RW	I/O Locatio	n			
	Decide	s the location of	of the USART CI	LK pin.					
	Value		Mode		Description				
	0		LOC0		Location 0				
	1		LOC1		Location 1				
	2		LOC2		Location 2				
	3		LOC3		Location 3				
	4		LOC4		Location 4				
	5		LOC5		Location 5				
	6		LOC6		Location 6				
	7		LOC7		Location 7				
	8		LOC8		Location 8				
	9		LOC9		Location 9				
	10		LOC10		Location 10				
	11		LOC11		Location 11				
	12		LOC12		Location 12				
	13		LOC13		Location 13				
	14		LOC14		Location 14				
	15		LOC15		Location 15				
	16		LOC16		Location 16				
	17		LOC17		Location 17				
	18		LOC18		Location 18				
	19		LOC19		Location 19				
	20		LOC20		Location 20				
	21		LOC21		Location 21				
	22		LOC22		Location 22				
	23		LOC23		Location 23				

			•
Bit	Name	Reset Access	Description
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
23:22	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	CSLOC	0x00 RW	I/O Location
	Decides the location	of the USART CS pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22
	23	LOC23	Location 23

Bit	Name	Reset Access	Description
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
15:14	Reserved	To ensure compatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
13:8	TXLOC	0x00 RW	I/O Location
	Decides the lo	cation of the USART TX pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22
	23	LOC23	Location 23

Bit	Name	Reset Access	Description
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	RXLOC	0x00 RW	I/O Location
	Decides the loc	ation of the USART RX pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22
	23	LOC23	Location 23

Bit	Name	Reset	Access	Description
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

# 18.5.31 USARTn\_ROUTELOC1 - I/O Routing Location Register

Offset	Bit Position	
0x07C	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	11 12 1 17 17 18 19 10 10 17 17 18 19
Reset		00×0
Access		R W W
Name		RTSLOC


					ô		ô
Access					RW		RW
Name					RTSLOC		CTSLOC
Bit	Name	Reset	Access	Description			
31:14	Reserved	To ensure o	ompatibility v	vith future devices, alv	ways write bits to 0. Moi	re inforn	nation in 1.2 Conven-
13:8	RTSLOC	0x00	RW	I/O Location			
	Decides the location of the USART RTS pin.						
	Value	Mode		Description			
	0	LOC0		Location 0			
	1	LOC1		Location 1			
	2	LOC2		Location 2			
	3	LOC3		Location 3			
	4	LOC4		Location 4			
	5	LOC5		Location 5			
	6	LOC6		Location 6			
	7	LOC7		Location 7			
	8	LOC8		Location 8			
	9	LOC9		Location 9			
	10	LOC10		Location 10			
	11	LOC11		Location 11			
	12	LOC12		Location 12			
	13	LOC13		Location 13			
	14	LOC14		Location 14			
	15	LOC15		Location 15			
	16	LOC16		Location 16			
	17	LOC17		Location 17			
	18	LOC18		Location 18			
	19	LOC19		Location 19			
	20	LOC20		Location 20			
	21	LOC21		Location 21			
	22	LOC22		Location 22			

			<u> </u>
Bit	Name	Reset A	Access Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compa	atibility with future devices, always write bits to 0. More information in 1.2 Conve
5:0	CTSLOC	0x00 F	RW I/O Location
	Decides the loca	ation of the USART CTS	pin.
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

### 19. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter





#### **Quick Facts**

#### What?

The LEUART provides full UART communication using a low frequency 32.768 kHz clock, and has special features for communication without CPU intervention.

#### Why?

It allows UART communication to be performed in low energy modes, using only a few  $\mu A$  during active communication and only 150 nA when waiting for incoming data.

#### How?

A low frequency clock signal allows communication with less energy. Using DMA, the LEUART can transmit and receive data with minimal CPU intervention. Special UART-frames can be configured to help control the data flow, further automating data transmission.

#### 19.1 Introduction

The unique Low Energy UART (LEUART) is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud.

Even when the system is in low energy mode EM2 Deep Sleep (with most core functionality turned off), the LEUART can wait for an incoming UART frame while having an extremely low energy consumption. When a UART frame is completely received, the CPU can quickly be woken up. Alternatively, multiple frames can be transferred via the Direct Memory Access (DMA) module into RAM memory before waking up the CPU.

Received data can optionally be blocked until a configurable start frame is detected. A signal frame can be configured to generate an interrupt indicating the end of a data transmission. The start frame and signal frame can be used in combination to handle higher level communication protocols.

Similarly, data can be transmitted in EM2 Deep Sleep either on a frame-by-frame basis with data from the CPU or through use of the DMA.

The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimal software overhead and low energy consumption.

#### 19.2 Features

- · Low energy asynchronous serial communications
- · Full/half duplex communication
- Separate TX / RX enable
- · Separate double buffered transmit buffer and receive buffer
- · Programmable baud rate, generated as a fractional division of the LFBCLK
  - · Supports baud rates from 300 baud to 9600 baud
- · Can use a high frequency clock source for even higher baud rates
- Configurable number of data bits: 8 or 9 (plus parity bit, if enabled)
- · Configurable parity: off, even or odd
  - · HW parity bit generation and check
- · Configurable number of stop bits, 1 or 2
- · Capable of sleep-mode wake-up on received frame
  - · Either wake-up on any received byte or
  - · Wake up only on specified start and signal frames
- · Supports transmission and reception in EM0 Active, EM1 Sleep and EM2 Deep Sleep with
  - Full DMA support
  - · Specified start-frame can start reception automatically
- IrDA modulator (pulse generator, pulse extender)
- · Multi-processor mode
- · Loopback mode
  - · Half duplex communication
  - · Communication debugging
- · PRS RX input

### 19.3 Functional Description

An overview of the LEUART module is shown in Figure 19.1 LEUART Overview on page 637.




Figure 19.1. LEUART Overview

#### 19.3.1 Frame Format

The frame format used by the LEUART consists of a set of data bits in addition to bits for synchronization and optionally a parity bit for error checking. A frame starts with one start-bit (S), where the line is driven low for one bit-period. This signals the start of a frame, and is used for synchronization. Following the start bit are 8 or 9 data bits and an optional parity bit. The data is transmitted with the least significant bit first. Finally, a number of stop-bits, where the line is driven high, end the frame. The frame format is shown in Figure 19.2 LEUART Asynchronous Frame Format on page 638.




Figure 19.2. LEUART Asynchronous Frame Format

The number of data bits in a frame is set by DATABITS in LEUARTn\_CTRL, and the number of stop-bits is set by STOPBITS in LEUARTn\_CTRL. Whether or not a parity bit should be included, and whether it should be even or odd is defined by PARITY in LEUARTn\_CTRL. For communication to be possible, all parties of an asynchronous transfer must agree on the frame format being used.

The frame format used by the LEUART can be inverted by setting INV in LEUARTn\_CTRL. This affects the entire frame, resulting in a low idle state, a high start-bit, inverted data and parity bits, and low stop-bits. INV should only be changed while the receiver is disabled.

### 19.3.1.1 Parity Bit Calculation and Handling

Hardware automatically inserts parity bits into outgoing frames and checks the parity bits of incoming frames. The possible parity modes are defined in Table 19.1 LEUART Parity Bit on page 638. When even parity is chosen, a parity bit is inserted to make the number of high bits (data + parity) even. If odd parity is chosen, the parity bit makes the total number of high bits odd. When parity bits are disabled, which is the default configuration, the parity bit is omitted.

PARITY [1:0]

No parity (default)

Reserved

Even parity

Odd parity

Table 19.1. LEUART Parity Bit

See 19.3.5.4 Parity Error for more information on parity bit handling.

#### 19.3.2 Clock Source

00

01

10

11

The LEUART clock source is selected by the LFB bit field the CMU\_LFBCLKSEL register. The clock is prescaled by the LEUARTn bitfield in the CMU\_LFBPRESC0 register and enabled by the LEUARTn bit in the CMU\_LFBCLKEN0. See Figure 11.2 CMU Overview - Low Frequency Portion on page 299 for a diagram of the clocking structure.

To use this module, the LE interface clock must be enabled in CMU\_HFBUSCLKEN0, in addition to the module clock.

#### 19.3.3 Clock Generation

The LEUART clock defines the transmission and reception data rate. The clock generator employs a fractional clock divider to allow baud rates that are not attainable by integral division of the 32.768 kHz clock that drives the LEUART.

The clock divider used in the LEUART is a 14-bit value, with a 9-bit integral part and a 5-bit fractional part. The baud rate of the LEUART is given by:

br = fLEUARTn / (1 + LEUARTn\_CLKDIV / 256)

#### Figure 19.3. LEUART Baud Rate Equation

where fLEUARTn is the clock frequency supplied to the LEUART. The value of LEUARTn\_CLKDIV thus defines the baud rate of the LEUART. The integral part of the divider is right-aligned in the upper 24 bits of LEUARTn\_CLKDIV and the fractional part is left-aligned in the lower 8 bits. The divider is thus a 256th of LEUARTn CLKDIV as seen in the equation.

As an example let us assume fLEUART = 22.5 kHz and the value of DIV in LEUARTn\_CLKDIV is  $0x0028 \text{ (LEUARTn_CLKDIV = } 0x00000140)$ . The baud rate = 22.5 kHz / (1 + 0x140 / 256) = 22.5 kHz / 2.25 = 10 kHz.

For a desired baud rate br<sub>DESIRED</sub>, LEUARTn\_CLKDIV can be calculated by using:

LEUARTn\_CLKDIV = 256 x (fLEUARTn/br<sub>DESIRED</sub> - 1)

#### Figure 19.4. LEUART CLKDIV Equation

It's important to note that this equation results in a 32bit value for the LEUARTn\_CLKDIV register but only bits [16:3] are valid and all others must be 0. For example if we have a 32 kHz clock and whish to achieve a baud rate of 10 kHz the equation above results in a LEUARTn\_CLKDIV value of 0x233. However, the actual value of the register will be 0x230 since bits [2:0] cannot be set. This limits the best achievable acuracy. In this example the actual baud rate will be 32 kHz / (1+ 0x230 / 255) = 10.039 kHz instead of 32 kHz / (1+ 0x233 / 255) = 10.002 kHz.

Table 19.2 LEUART Baud Rates on page 639 lists a set of desired baud rates and the closest baud rates reachable by the LEUART with a 32.768 kHz clock source. It also shows the average baud rate error.

Desired baud rate	LEUARTn_CLKDIV	LEUARTn_CLKDIV/256	Actual Baud Rate	Error [%]
300	27704	108.21875	300.0217	0.01
600	13728	53.625	599.8719	-0.02
1200	6736	26.3125	1199.744	-0.02
2400	3240	12.65625	2399.487	-0.02
4800	1488	5.8125	4809.982	0.21
9600	616	2.40625	9619.963	0.21

Table 19.2. LEUART Baud Rates

#### 19.3.4 Data Transmission

Data transmission is initiated by writing data to the transmit buffer using one of the methods described in 19.3.4.1 Transmit Buffer Operation. When the transmit shift register is empty and ready for new data, a frame from the transmit buffer is loaded into the shift register, and if the transmitter is enabled, transmission begins. When the frame has been transmitted, a new frame is loaded into the shift register if available, and transmission continues. If the transmit buffer is empty, the transmitter goes to an idle state, waiting for a new frame to become available. Transmission is enabled through the command register LEUARTn\_CMD by setting TXEN, and disabled by setting TXDIS. When the transmitter is disabled using TXDIS, any ongoing transmission is aborted, and any frame currently being transmitted is discarded. When disabled, the TX output goes to an idle state, which by default is a high value. Whether or not the transmitter is enabled at a given time can be read from TXENS in LEUARTn\_STATUS. After a transmission, when there is no more data in the shift register or transmit buffer, the TXC flag in LEUARTn\_STATUS and the TXC interrupt flag in LEUARTn\_IF are set, signaling that the transmitter is idle. The TXC status flag is cleared when a new byte becomes available for transmission, but the TXC interrupt flag must be cleared by software.

#### 19.3.4.1 Transmit Buffer Operation

A frame can be loaded into the transmit buffer by writing to LEUARTn\_TXDATA or LEUARTn\_TXDATAX. Using LEUARTn\_TXDATA allows 8 bits to be written to the buffer. If 9 bit frames are used, the 9th bit will in that case be set to the value of BIT8DV in LEUARTn\_CTRL. To set the 9th bit directly and/or use transmission control, LEUARTn\_TXDATAX must be used. When writing data to the transmit buffer using LEUARTn\_TXDATAX, the 9th bit written to LEUARTn\_TXDATAX overrides the value in BIT8DV, and alone defines the 9th bit that is transmitted if 9-bit frames are used.

If a write is attempted to the transmit buffer when it is not empty, the TXOF interrupt flag in LEUARTn\_IF is set, indicating the overflow. The data already in the buffer is in that case preserved, and no data is written.

In addition to the interrupt flag TXC in LEUARTn\_IF and the status flag TXC in LEUARTn\_STATUS which are set when the transmitter becomes idle, TXBL in LEUARTn\_STATUS and the TXBL interrupt flag in LEUARTn\_IF are used to indicate the level of the transmit buffer. Whenever the transmit buffer becomes empty, these flags are set high. Both the TXBL status flag and the TXBL interrupt flag are cleared automatically when data is written to the transmit buffer.

There is also TXIDLE status in LEUART\_STATUS which can be used to detect when the transmit state machine is in the idle state.

The transmit buffer, including the TX shift register can be cleared by setting command bit CLEARTX in LEUARTn\_CMD. This will prevent the LEUART from transmitting the data in the buffer and shift register, and will make them available for new data. Any frame currently being transmitted will not be aborted. Transmission of this frame will be completed. An overview of the operation of the transmitter is shown in Figure 19.5 LEUART Transmitter Overview on page 640.




Figure 19.5. LEUART Transmitter Overview

#### 19.3.4.2 Frame Transmission Control

The transmission control bits, which can be written using LEUARTn\_TXDATAX, affect the transmission of the written frame. The following options are available:

- Generate break: By setting TXBREAK, the output will be held low during the first stop-bit period to generate a framing error. A receiver that supports break detection detects this state, allowing it to be used e.g. for framing of larger data packets. The line is driven high for one bit period before the next frame is transmitted so the next start condition can be identified correctly by the recipient. Continuous breaks lasting longer than an UART frame are thus not supported by the LEUART. GPIO can be used for this. Note that when AUTOTRI in LEUARTn\_CTRL is used, the transmitter is not tristated before the high-bit after the break has been transmitted.
- · Disable transmitter after transmission: If TXDISAT is set, the transmitter is disabled after the frame has been fully transmitted.
- Enable receiver after transmission: If RXENAT is set, the receiver is enabled after the frame has been fully transmitted. It is enabled in time to detect a start-bit directly after the last stop-bit has been transmitted.

The transmission control bits in the LEUART cannot tristate the transmitter. This is performed automatically by hardware if AUTOTRI in LEUARTn CTRL is set. See 19.3.7 Half Duplex Communication for more information on half duplex operation.

#### 19.3.5 Data Reception

Data reception is enabled by setting RXEN in LEUARTn\_CMD. When the receiver is enabled, it actively samples the input looking for a transition from high to low indicating the start bit of a new frame. When a start bit is found, reception of the new frame begins if the receive shift register is empty and ready for new data. When the frame has been received, it is pushed into the receive buffer, making the shift register ready for another frame of data, and the receiver starts looking for another start bit. If the receive buffer is full, the received frame remains in the shift register until more space in the receive buffer is available.

If an incoming frame is detected while both the receive buffer and the receive shift register are full, the data in the receive shift register is overwritten, and the RXOF interrupt flag in LEUARTn\_IF is set to indicate the buffer overflow.

The receiver can be disabled by setting the command bit RXDIS in LEUARTn\_CMD. Any frame currently being received when the receiver is disabled is discarded. Whether or not the receiver is enabled at a given time can be read out from RXENS in LEUARTn\_STATUS.

The receive buffer,can be cleared by setting command bit CLEARRX in LEUARTn\_CMD. This will make it avaliable for new data. Any frame currently being received will not be aborted and will become the first received frame when complete.

#### 19.3.5.1 Receive Buffer Operation

When data becomes available in the receive buffer, the RXDATAV flag in LEUARTn\_STATUS and the RXDATAV interrupt flag in LEUARTn\_IF are set. Both the RXDATAV status flag and the RXDATAV interrupt flag are cleared by hardware when data is no longer available, i.e. when data has been read out of the buffer.

Data can be read from receive buffer using either LEUARTn\_RXDATA or LEUARTn\_RXDATAX. LEUARTn\_RXDATA gives access to the 8 least significant bits of the received frame, while LEUARTn\_RXDATAX must be used to get access to the 9th, most significant bit. The LEUARTn\_RXDATAX register also contains status information regarding the frame.

When a frame is read from the receive buffer using LEUARTn\_RXDATA or LEUARTn\_RXDATAX, the frame is removed from the buffer, making room for a new one. If an attempt is done to read more frames from the buffer than what is available, the RXUF interrupt flag in LEUARTn\_IF is set to signal the underflow, and the data read from the buffer is undefined.

Frames can also be read from the receive buffer without removing the data by using LEUARTn\_RXDATAXP, which gives access to the frame in the buffer including control bits. Data read from this register when the receive buffer is empty is undefined. No underflow interrupt is generated by a read using LEUARTn\_RXDATAXP, i.e. the RXUF interrupt flag is never set as a result of reading from LEUARTn\_RXDATAXP.

An overview of the operation of the receiver is shown in Figure 19.6 LEUART Receiver Overview on page 641.




Figure 19.6. LEUART Receiver Overview

#### 19.3.5.2 Blocking Incoming Data

When using hardware frame recognition, as detailed in 19.3.5.6 Programmable Start Frame, 19.3.5.7 Programmable Signal Frame, and 19.3.5.8 Multi-Processor Mode, it is necessary to be able to let the receiver sample incoming frames without passing the frames to software by loading them into the receive buffer. This is accomplished by blocking incoming data.

Incoming data is blocked as long as RXBLOCK in LEUARTn\_STATUS is set. When blocked, frames received by the receiver will not be loaded into the receive buffer, and software is not notified by the RXDATAV bit in LEUARTn\_STATUS or the RXDATAV interrupt flag in LEUARTn\_IF at their arrival. For data to be loaded into the receive buffer, RXBLOCK must be cleared in the instant a frame is fully received by the receiver. RXBLOCK is set by setting RXBLOCKEN in LEUARTn\_CMD and disabled by setting RXBLOCKDIS also in LEUARTn\_CMD. There are two exceptions where data is loaded into the receive buffer even when RXBLOCK is set. The first is when an address frame is received when in operating in multi-processor mode as shown in 19.3.5.8 Multi-Processor Mode. The other case is when receiving a start-frame when SFUBRX in LEUARTn\_CTRL is set; see 19.3.5.6 Programmable Start Frame

Frames received containing framing or parity errors will not result in the FERR and PERR interrupt flags in LEUARTn\_IF being set while RXBLOCK is set. Hardware recognition is not applied to these erroneous frames, and they are silently discarded.

#### Note:

If a frame is received while RXBLOCK in LEUARTn\_STATUS is cleared, but stays in the receive shift register because the receive buffer is full, the received frame will be loaded into the receive buffer when space becomes available even if RXBLOCK is set at that time.

The overflow interrupt flag RXOF in LEUARTn\_IF will be set if a frame in the receive shift register, waiting to be loaded into the receive buffer is overwritten by an incoming frame even though RXBLOCK is set.

#### 19.3.5.3 Data Sampling

The receiver samples each incoming bit as close as possible to the middle of the bit-period. Except for the start-bit, only a single sample is taken of each of the incoming bits.

The length of a bit-period is given by 1 + LEUARTn\_CLKDIV/256, as a number of 32.768 kHz clock periods. Let the clock cycle where a start-bit is first detected be given the index 0. The optimal sampling point for each bit in the UART frame is then given by the following equation:

S<sub>opt</sub>(n) = n (1 + LEUARTn CLKDIV/256) + LEUARTn CLKDIV/512

Figure 19.7. LEUART Optimal Sampling Point

where n is the bit-index.

Since samples are only done on the positive edges of the 32.768 kHz clock, the actual samples are performed on the closest positive edge, i.e. the edge given by the following equation:

 $S(n) = floor(n \times (1 + LEUARTn CLKDIV/256) + LEUARTn CLKDIV/512)$ 

#### Figure 19.8. LEUART Actual Sampling Point

The sampling location will thus have jitter according to difference between  $S_{opt}$  and S. The start-bit is found at n=0, then follows the data bits, any parity bit, and the stop bits.

If the value of the start-bit is found to be high, then the start-bit is discarded, and the receiver waits for a new start-bit.

#### 19.3.5.4 Parity Error

When the parity bit is enabled, a parity check is automatically performed on incoming frames. When a parity error is detected in a frame, the data parity error bit PERR in the frame is set, as well as the interrupt flag PERR. Frames with parity errors are loaded into the receive buffer like regular frames.

PERR can be accessed by reading the frame from the receive buffer using the LEUARTn\_RXDATAX register.

#### 19.3.5.5 Framing Error and Break Detection

A framing error is the result of a received frame where the stop bit was sampled to a value of 0. This can be the result of noise and baud rate errors, but can also be the result of a break generated by the transmitter on purpose.

When a framing error is detected, the framing error bit FERR in the received frame is set. The interrupt flag FERR in LEUARTn\_IF is also set. Frames with framing errors are loaded into the receive buffer like regular frames.

FERR can be accessed by reading the frame from the receive buffer using the LEUARTn\_RXDATAX or LEUARTn\_RXDATAXP registers.

#### 19.3.5.6 Programmable Start Frame

The LEUART can be configured to start receiving data when a special start frame is detected on the input. This can be useful when operating in low energy modes, allowing other devices to gain the attention of the LEUART by transmitting a given frame.

When SFUBRX in LEUARTn\_CTRL is set, an incoming frame matching the frame defined in LEUARTn\_STARTFRAME will result in RXBLOCK in LEUARTn\_STATUS being cleared. This can be used to enable reception when a specified start frame is detected. If the receiver is enabled and blocked, i.e. RXENS and RXBLOCK in LEUARTn\_STATUS are set, the receiver will receive all incoming frames, but unless an incoming frame is a start frame it will be discarded and not loaded into the receive buffer. When a start frame is detected, the block is cleared, and frames received from that point, including the start frame, are loaded into the receive buffer.

An incoming start frame results in the STARTF interrupt flag in LEUARTn\_IF being set, regardless of the value of SFUBRX in LEUARTn\_CTRL. This allows an interrupt to be made when the start frame is detected.

When 8 data-bit frame formats are used, only the 8 least significant bits of LEUARTn\_STARTFRAME are compared to incoming frames. The full length of LEUARTn\_STARTFRAME is used when operating with frames consisting of 9 data bits.

#### Note:

The receiver must be enabled for start frames to be detected. In addition, a start frame with a parity error or framing error is not detected as a start frame.

#### 19.3.5.7 Programmable Signal Frame

As well as the configurable start frame, a special signal frame can be specified. When a frame matching the frame defined in LEUARTn\_SIGFRAME is detected by the receiver, the SIGF interrupt flag in LEUARTn\_IF is set. As for start frame detection, the receiver must be enabled for signal frames to be detected.

One use of the programmable signal frame is to signal the end of a multi-frame message transmitted to the LEUART. An interrupt will then be triggered when the packet has been completely received, allowing software to process it. Used in conjunction with the programmable start frame and DMA, this makes it possible for the LEUART to automatically begin the reception of a packet on a specified start frame, load the entire packet into memory, and give an interrupt when reception of a packet has completed. The device can thus wait for data packets in EM2 Deep Sleep, and only be woken up when a packet has been completely received.

A signal frame with a parity error or framing error is not detected as a signal frame.

### 19.3.5.8 Multi-Processor Mode

To simplify communication between multiple processors and maintain compatibility with the USART, the LEUART supports a multi-processor mode. In this mode the 9th data bit in each frame is used to indicate whether the content of the remaining 8 bits is data or an address.

When multi-processor mode is enabled, an incoming 9-bit frame with the 9th bit equal to the value of MPAB in LEUARTn\_CTRL is identified as an address frame. When an address frame is detected, the MPAF interrupt flag in LEUARTn\_IF is set, and the address frame is loaded into the receive register. This happens regardless of the value of RXBLOCK in LEUARTn\_STATUS.

Multi-processor mode is enabled by setting MPM in LEUARTn\_CTRL. The mode can be used in buses with multiple slaves, allowing the slaves to be addressed using the special address frames. An addressed slave, which was previously blocking reception using RXBLOCK, would then unblock reception, receive a message from the bus master, and then block reception again, waiting for the next message. See the USART for a more detailed example.

#### Note:

The programmable start frame functionality can be used for automatic address matching, enabling reception on a correctly configured incoming frame.

An address frame with a parity error or a framing error is not detected as an address frame. The Start, Signal, and address frames should not be set to match the same frame since each of these uses separate synchronization to the peripherial clock domain.

#### 19.3.6 Loopback

The LEUART receiver samples LEUn\_RX by default, and the transmitter drives LEUn\_TX by default. This is not the only configuration however. When LOOPBK in LEUARTn\_CTRL is set, the receiver is connected to the LEUn\_TX pin as shown in Figure 19.9 LEUART Local Loopback on page 644. This is useful for debugging, as the LEUART can receive the data it transmits, but it is also used to allow the LEUART to read and write to the same pin, which is required for some half duplex communication modes. In this mode, the LEUN TX pin must be enabled as an output in the GPIO.




Figure 19.9. LEUART Local Loopback

#### 19.3.7 Half Duplex Communication

When doing full duplex communication, two data links are provided, making it possible for data to be sent and received at the same time. In half duplex mode, data is only sent in one direction at a time. There are several possible half duplex setups, as described in the following sections.

#### 19.3.7.1 Single Data-link

In this setup, the LEUART both receives and transmits data on the same pin. This is enabled by setting LOOPBK in LEUARTn\_CTRL, which connects the receiver to the transmitter output. Because they are both connected to the same line, it is important that the LEUART transmitter does not drive the line when receiving data, as this would corrupt the data on the line.

When communicating over a single data-link, the transmitter must thus be tristated whenever not transmitting data. If AUTOTRI in LEUARTn\_CTRL is set, the LEUART automatically tristates LEUn\_TX whenever the transmitter is inactive. It is then the responsibility of the software protocol to make sure the transmitter is not transmitting data whenever incoming data is expected.

The transmitter can also be tristated from software by configuring the GPIO pin as an input and disabling the LEUART output on LEUn\_TX.

#### Note:

Another way to tristate the transmitter is to enable wired-and or wired-or mode in GPIO. For wired-and mode, outputting a 1 will be the same as tristating the output, and for wired-or mode, outputting a 0 will be the same as tristating the output. This can only be done on buses with a pull-up or pull-down resistor respectively.

### 19.3.7.2 Single Data-link With External Driver

Some communication schemes, such as RS-485 rely on an external driver. Here, the driver has an extra input which enables it, and instead of Tristating the transmitter when receiving data, the external driver must be disabled. The USART has hardware support for automatically turning the driver on and off. When using the LEUART in such a setup, the driver must be controlled by a GPIO. Figure 19.10 LEUART Half Duplex Communication with External Driver on page 645 shows an example configuration using an external driver.




Figure 19.10. LEUART Half Duplex Communication with External Driver

#### 19.3.7.3 Two Data-links

Some limited devices only support half duplex communication even though two data links are available. In this case software is responsible for making sure data is not transmitted when incoming data is expected.

#### 19.3.8 Transmission Delay

By configuring TXDELAY in LEUARTn\_CTRL, the transmitter can be forced to wait a number of bit-periods from when it is ready to transmit data, to when it actually transmits the data. This delay is only applied to the first frame transmitted after the transmitter has been idle. When transmitting frames back-to-back the delay is not introduced between the transmitted frames.

This is useful on half duplex buses, because the receiver always returns received frames to software during the first stop-bit. The bus may still be driven for up to 3 bit periods, depending on the current frame format. Using the transmission delay, a transmission can be started when a frame is received, and it is possible to make sure that the transmitter does not begin driving the output before the frame on the bus is completely transmitted.

To route the UART TX and RX signals to a pin first select the desired pins using the RXLOC and TXLOC fields in the LEUARTn\_ROUTELOC0 register. Then enable the connection using TXPEN and RXPEN in the LEUARTn\_ROUTPEN register. See the device data sheet for mappings between UART locations (LOC0, LOC1, etc.) and device pins (PA0, PA1, etc.).

### 19.3.9 PRS RX Input

In addition to receiving data on an external pin the LEUART can be configured to receive data directly from a PRS channel by setting RX\_PRS in LEUARTn\_INPUT. The PRS channel used can be selected using RX\_PRS\_SEL in LEUARTn\_INPUT. See the PRS chapter for more details on the PRS block.

For example the output of a comparator could be routed to the LEUART through the PRS to allow for receiving a signal with low peak-to-peak voltage or a significant DC offset.

### 19.3.10 DMA Support

The LEUART has full DMA support in energy modes EM0 Active – EM2 Deep Sleep. The DMA controller can write to the transmit buffer using the registers LEUARTn\_TXDATA and LEUARTn\_TXDATAX, and it can read from receive buffer using the registers LEUARTn\_RXDATA and LEUARTn\_RXDATAX. This enables single byte transfers and 9 bit data + control/status bits transfers both to and from the LEUART. The DMA will start up the HFRCO and run from this when it is waken by the LEUART in EM2. The HFRCO is disabled once the transaction is done.

A request for the DMA controller to read from the receive buffer can come from one of the following sources:

· Receive buffer full

A write request can come from one of the following sources:

- · Transmit buffer and shift register empty. No data to send.
- · Transmit buffer empty

In some cases, it may be sensible to temporarily stop DMA access to the LEUART when a parity or framing error has occurred. This is enabled by setting ERRSDMA in LEUARTn\_CTRL. When this bit is set, the DMA controller will not get requests from the receive buffer if a framing error or parity error is detected in the received byte. The ERRSDMA bit applies only to the RX DMA.

When operating in EM2 Deep Sleep, the DMA controller must be powered up in order to perform the transfer. This is automatically performed for read operations if RXDMAWU in LEUARTn\_CTRL is set and for write operations if TXDMAWU in LEUARTn\_CTRL is set. To make sure the DMA controller still transfers bits to and from the LEUART in low energy modes, these bits must thus be configured accordingly.

#### Note:

When RXDMAWU or TXDMAWU is set, the system will not be able to go to EM2 Deep Sleep/EM3 Stop before all related LEUART DMA requests have been processed. This means that if RXDMAWU is set and the LEUART receives a frame, the system will not be able to go to EM2 Deep Sleep/EM3 Stop before the frame has been read from the LEUART. In order for the system to go to EM2 during the last byte transmission, LEUART\_CTRL\_TXDMAWU must be cleared in the DMA interrupt service routine. This is because TXBL will be high during that last byte transfer.

#### 19.3.11 Pulse Generator/ Pulse Extender

The LEUART has an optional pulse generator for the transmitter output, and a pulse extender on the receiver input. These are enabled by setting PULSEEN in LEUARTn\_PULSECTRL, and with INV in LEUARTn\_CTRL set, they will change the output/input format of the LEUART from NRZ to RZI as shown in Figure 19.11 LEUART - NRZ vs. RZI on page 647.




Figure 19.11. LEUART - NRZ vs. RZI

If PULSEEN in LEUARTn\_PULSECTRL is set while INV in LEUARTn\_CTRL is cleared, the output waveform will look like RZI shown in Figure 19.11 LEUART - NRZ vs. RZI on page 647, only inverted.

The width of the pulses from the pulse generator can be configured using PULSEW in LEUARTn\_PULSECTRL. The generated pulse width is PULSEW + 1 cycles of the 32.768 kHz clock, which makes pulse width from 31.25µs to 500µs possible.

Since the incoming signal is only sampled on positive clock edges, the width of the incoming pulses must be at least two 32.768 kHz clock periods wide for reliable detection by the LEUART receiver. They must also be shorter than half a UART bit period.

At 2400 baud or lower, the pulse generator is able to generate RZI pulses compatible with the IrDA physical layer specification. The external IrDA device must generate pulses of sufficient length for successful two-way communication.

PULSEFILT in the LEUARTn\_PULSECTRL register can be used to extend the minimum receive pulse width from 2 clock periods to 3 clock periods.

#### 19.3.11.1 Interrupts

The interrupts generated by the LEUART are combined into one interrupt vector. If LEUART interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in LEUART IF and their corresponding bits in LEUART IEN are set.

#### 19.3.12 Register Access

Since this module is a Low Energy Peripheral, and runs off a clock which is asynchronous to the HFCORECLK, special considerations must be taken when accessing registers. Refer to 4.3 Access to Low Energy Peripherals (Asynchronous Registers) for a description on how to perform register accesses to Low Energy Peripherals.

The registers LEUARTn FREEZE and LEUARTn SYNCBUSY are used for synchronization of this peripheral.

# 19.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LEUARTn_CTRL	RW	Control Register
0x004	LEUARTn_CMD	W1	Command Register
0x008	LEUARTn_STATUS	R	Status Register
0x00C	LEUARTn_CLKDIV	RW	Clock Control Register
0x010	LEUARTn_STARTFRAME	RW	Start Frame Register
0x014	LEUARTn_SIGFRAME	RW	Signal Frame Register
0x018	LEUARTn_RXDATAX	R(a)	Receive Buffer Data Extended Register
0x01C	LEUARTn_RXDATA	R(a)	Receive Buffer Data Register
0x020	LEUARTn_RXDATAXP	R	Receive Buffer Data Extended Peek Register
0x024	LEUARTn_TXDATAX	W	Transmit Buffer Data Extended Register
0x028	LEUARTn_TXDATA	W	Transmit Buffer Data Register
0x02C	LEUARTn_IF	R	Interrupt Flag Register
0x030	LEUARTn_IFS	W1	Interrupt Flag Set Register
0x034	LEUARTn_IFC	(R)W1	Interrupt Flag Clear Register
0x038	LEUARTn_IEN	RW	Interrupt Enable Register
0x03C	LEUARTn_PULSECTRL	RW	Pulse Control Register
0x040	LEUARTn_FREEZE	RW	Freeze Register
0x044	LEUARTn_SYNCBUSY	R	Synchronization Busy Register
0x054	LEUARTn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x058	LEUARTn_ROUTELOC0	RW	I/O Routing Location Register
0x064	LEUARTn_INPUT	RW	LEUART Input Register

## 19.5 Register Description

Offset

## 19.5.1 LEUARTn\_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

**Bit Position** 

011301					_			1	_	1	_			_													Τ				-
0x000	34	30	29	78	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	11	10	ဝ	∞	7	ဖ	2	4	m ς	1 ←	-
Reset																	OX O	8	0	0	0	0	0	0	0	0	0	0	0×0	0	>
Access																	8	:	S.	S N	RW	X ≷	¥ ≷	₹	% M	% §	₩	₹	RW	Z.	
Name																	TXDELAY		TXDMAWU	RXDMAWU	BIT8DV	MPAB	MPM	SFUBRX	LOOPBK	ERRSDMA	<u>N</u>	STOPBITS	PARITY	DATABITS	
Bit	Nar	ne					Re	set			Ac	ces	S	Des	crip	tion															
31:16	Res	erv	ed				To tio		ure	con	npati	bility	/ wi	th fu	ture	dev	rices,	, alv	ays	wri	ite b	its to	o 0.	Mor	re in	forn	natic	n in	1.2 C	onve	∍n-
15:14	TXE	DEL	AY				0x0	0			RV	V		TX [	Dela	y Tr	ansı	mis	sior	1											
	Cor	ıfigu	urab	le d	lelay	/ be	fore	nev	v tra	nsfe	ers. F	-ran	nes	sent	bac	ck-tc	-bac	k ar	e no	ot de	elay	ed.									
	Valu	ıe					Мс	ode						Des	cript	ion															
	0						NC	DNE						Fran	nes	are	trans	smit	ted	imm	edia	ately	1								
	1						SII	NGL	Ε					Tran	smi	ssio	n of	new	fra	mes	are	del	aye	d by	a s	ingle	e bit	per	iod		
	2						DC	DUB	LE					Tran	smi	ssio	n of	new	fra	mes	are	del	aye	d by	two	bit	peri	ods			
	3						TR	RIPL	E					Tran	smi	ssio	n of	new	fra	mes	are	del	aye	d by	thre	ee b	it pe	eriod	ls		
13	TXE	)M/	١W	J			0				RV	V		TX [	OMA	Wa	keu	р													
	Set	to v	vak	e th	e DI	МΑ	cont	rolle	er up	wh	en ir	n EN	12 a	nd s	spac	e is	avai	labl	e in	the	tran	smi	t bu	ffer.							
	Valu	ıe												Des	cript	ion															
	0																2, the						ill no	ot ge	et re	que	sts a	abou	ıt spad	e be	∋-
	1													DM/ trans				in E	EM2	! for	the	req	uest	abo	out s	spac	e av	/aila	ble in	the	
12	RXI	)M	٩W١	J			0				RV	V		RX I	DMA	Wa	akeu	р													
	Set	to v	vak	e th	e DI	ИΑ	cont	rolle	er up	wh	en ir	n EN	12 a	ind c	data	is a	vaila	ble	in th	ne re	eceiv	/e b	uffe	r.							
	Valu	ıe												Des	cript	ion															
	0																2, the					er w	ill no	ot ge	et re	que	sts a	abou	ıt data	beir	ng
	1													DMA	A is a	avai	lable	in E	EM2	for	the	req	uest	abo	out c	lata	in th	ne re	eceive	buff	er
11	BIT	אחא	,				0				RV	V		Bit 8	R Do	faul	t Va	lua													

default value is overridden by the written value.

B.//	N.			
Bit	Name	Reset	Access	Description
10	MPAB	0	RW	Multi-Processor Address-Bit
		e of the multi-proceution add		s bit. An incoming frame with its 9th bit equal to the value of this bit marks
9	MPM	0	RW	Multi-Processor Mode
	Set to enable mu	ılti-processor mod	e.	
	Value			Description
	0			The 9th bit of incoming frames have no special function
	1			An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set
8	SFUBRX	0	RW	Start-Frame UnBlock RX
	Clears RXBLOC	K when the start-fi	rame is found	in the incoming data. The start-frame is loaded into the receive buffer.
	Value			Description
	0			Detected start-frames have no effect on RXBLOCK
	1			When a start-frame is detected, RXBLOCK is cleared and the start-frame is loaded into the receive buffer
7	LOOPBK	0	RW	Loopback Enable
	Set to connect re	eceiver to LEUn_T	X instead of L	EUn_RX.
	Value			Description
	0			The receiver is connected to and receives data from LEUn_RX
	1			The receiver is connected to and receives data from LEUn_TX
6	ERRSDMA	0	RW	Clear RX DMA on Error
	When set, RX DI	MA requests will b	e cleared on t	framing and parity errors.
	Value			Description
	0			Framing and parity errors have no effect on DMA requests from the LEUART
	1			RX DMA requests from the LEUART are disabled if a framing error or parity error occurs.
5	INV	0	RW	Invert Input and Output
	Set to invert the	output on LEUn_T	X and input o	n LEUn_RX.
	Value			Description
	0			A high value on the input/output is 1, and a low value is 0.
	1			A low value on the input/output is 1, and a high value is 0.
4	STOPBITS	0	RW	Stop-Bit Mode
	Determines the r present.	number of stop-bits	s used. Only ι	used when transmitting data. The receiver only verifies that one stop bit is
	Value	Mode		Description
				<u> </u>

Bit	Name	Reset	Access	Description
	0	ONE		One stop-bit is transmitted with every frame
	1	TWO		Two stop-bits are transmitted with every frame
3:2	PARITY	0x0	RW	Parity-Bit Mode
	Determines whe	ther parity bits are	enabled, and	I whether even or odd parity should be used.
	Value	Mode		Description
	0	NONE		Parity bits are not used
	2	EVEN		Even parity are used. Parity bits are automatically generated and checked by hardware.
	3	ODD		Odd parity is used. Parity bits are automatically generated and checked by hardware.
1	DATABITS	0	RW	Data-Bit Mode
	This register sets	s the number of da	ta bits.	
	Value	Mode		Description
	0	EIGHT		Each frame contains 8 data bits
	1	NINE		Each frame contains 9 data bits
0	AUTOTRI	0	RW	Automatic Transmitter Tristate
	When set, LEUn	_TX is tristated wh	enever the tr	ansmitter is inactive.
	Value			Description
	0			LEUn_TX is held high when the transmitter is inactive. INV inverts the inactive state.
	1			LEUn_TX is tristated when the transmitter is inactive

## 19.5.2 LEUARTn\_CMD - Command Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			•					•			•		•	•			•			•					0	0	0	0	0	0	0	0
Access																									×	×	N N	W W	N N	M1	W	W <sub>1</sub>
Name																									CLEARRX	CLEARTX	RXBLOCKDIS	RXBLOCKEN	TXDIS	TXEN	RXDIS	RXEN

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	CLEARRX	0	W1	Clear RX
	Set to clear receive	buffer and the R	shift regis	ter.
6	CLEARTX	0	W1	Clear TX
	Set to clear transmi	t buffer and the T	X shift regis	ster.
5	RXBLOCKDIS	0	W1	Receiver Block Disable
	Set to clear RXBLO	CK, resulting in a	II incoming	frames being loaded into the receive buffer.
4	RXBLOCKEN	0	W1	Receiver Block Enable
	Set to set RXBLOC	K, resulting in all	incoming fr	ames being discarded.
3	TXDIS	0	W1	Transmitter Disable
	Set to disable trans	mission.		
2	TXEN	0	W1	Transmitter Enable
	Set to enable data t	ransmission.		
1	RXDIS	0	W1	Receiver Disable
	Set to disable data	eception. If a fran	ne is unde	reception when the receiver is disabled, the incoming frame is discarded.
0	RXEN	0	W1	Receiver Enable
	Set to activate data	reception on LEU	Jn_RX.	

## 19.5.3 LEUARTn\_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																										_	0	_	0	0	0	0
Access																										22	~	<u>~</u>	22	2	22	<u>~</u>
Name																										TXIDLE	RXDATAV	TXBL	TXC	RXBLOCK	TXENS	RXENS

Bit	Name	Reset	Access	Description
31:7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	TXIDLE	1	R	TX Idle
	Set when TX is id	le		
5	RXDATAV	0	R	RX Data Valid
	Set when data is a	available in the re	eceive buffer.	Cleared when the receive buffer is empty.
4	TXBL	1	R	TX Buffer Level
	Indicates the level	of the transmit b	ouffer. Set who	en the transmit buffer is empty, and cleared when it is full.
3	TXC	0	R	TX Complete
	Set when a transmal sion starts.	nission has comp	oleted and no	more data is available in the transmit buffer. Cleared when a new transmis-
2	RXBLOCK	0	R	Block Incoming Data
	When set, the rec set at the instant t			s. An incoming frame will not be loaded into the receive buffer if this bit is received.
1	TXENS	0	R	Transmitter Enable Status
	Set when the tran	smitter is enable	d.	
0	RXENS	0	R	Receiver Enable Status
	Set when the rece dress bit detection		The receiver r	must be enabled for start frames, signal frames, and multi-processor ad-

## 19.5.4 LEUARTn\_CLKDIV - Clock Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•	•				•				•		•	•			•	·		•	OVOOVO				•					•	
Access																						8										
Name																						2	1									

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16:3	DIV	0x0000	RW	Fractional Clock Divider
	•	16:8] + [7:3]/32)	. To make tl	ART. Bits [7:3] are the fractional part and bits [16:8] are the integer part. he math easier the total divider can also be calculated as '([16:8] + [7:0]/
2:0	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

## 19.5.5 LEUARTn\_STARTFRAME - Start Frame Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Reset			•		•				•					•				•	•		•		•		•			000x0				
Access																												ΑW				
Name																												STARTFRAME				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure o	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	STARTFRAME	0x000	RW	Start Frame
		•		cted by the receiver, STARTF interrupt flag is set, and if SFUBRX is set,

## 19.5.6 LEUARTn\_SIGFRAME - Signal Frame Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•	•										•	•	•				•	,					000x0	•			
Access																												R				
Name																												SIGFRAME				

Bit	Name	Reset	Access	Description							
31:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
8:0	SIGFRAME	0x000	RW	Signal Frame							
	When a frame matching SIGFRAME is detected by the receiver, SIGF interrupt flag is set.										

## 19.5.7 LEUARTn\_RXDATAX - Receive Buffer Data Extended Register (Actionable Reads)

Offset																Position															
0x018	31	31 30 30 22 23 24 24 25 25 27 27 27 27 27 27 27 27 27 27 27 27 27													16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset															0	0		'		•			•		•	000x0	•	•			
Access		α α α α																													
Name															FERR	PERR										RXDATA					

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	FERR	0	R	Receive Data Framing Error
	Set if data in buffer	has a framing e	rror. Can be	the result of a break condition.
14	PERR	0	R	Receive Data Parity Error
	Set if data in buffer	has a parity erro	or.	
13:9	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATA	0x000	R	RX Data
	Use this register to	access data rea	d from the L	EUART. Buffer is cleared on read access.

## 19.5.8 LEUARTn\_RXDATA - Receive Buffer Data Register (Actionable Reads)

Offset		Bit Position																														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	2	4	က	2	_	0
Reset		•																			0	200										
Access																												Δ	۷			
Name																												DYDATA	<u> </u>			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATA	0x00	R	RX Data
	Use this register to this register.	access data re	ead from LEU	ART. Buffer is cleared on read access. Only the 8 LSB can be read using

## 19.5.9 LEUARTn\_RXDATAXP - Receive Buffer Data Extended Peek Register

Offset	Bit Po	sition								
0x020	1     1 <th>10       10       11       12       13       14       15       15       16       17       17       18       10   </th>	10       10       11       12       13       14       15       15       16       17       17       18       10								
Reset		000x0								
Access	<u>к</u> к									
Name		PERRP RXDATAP								

Bit	Name	Reset	Access	Description								
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
15	FERRP	0	R	Receive Data Framing Error Peek								
	Set if data in buffer ha	as a framing erro	or. Can be	the result of a break condition.								
14	PERRP	0 R Receive Data Parity Error Peek										
	Set if data in buffer ha	as a parity error.										
13:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
8:0	RXDATAP	0x000 R RX Data Peek										
	Use this register to access data read from the LEUART.											

## 19.5.10 LEUARTn\_TXDATAX - Transmit Buffer Data Extended Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset				Bit Pos	sitio	1				
0x024	30 28 27 28 27	22 23 25 25 25 25 25 25 25 25 25 25 25 25 25	20   5	16 17 18 5	5 2	4 4	5	7   12	9 0	
Reset					0		0			00000
Access					> 3	> 3	≥			>
					<b>⊢</b> !	- \\	¥			4
Name					RXENAT	I XDISAL	IXBREAK			TXDATA
					æ   £	<u>-</u>   £				Ê
Bit	Name	Reset A	ccess	Description						
31:16	Reserved	To ensure compa	atibility w	ith future devi	ces,	alwa	ays	write b	its to 0	. More information in 1.2 Conven-
15	RXENAT	0 V	V	Enable RX A	fter	Trai	nsm	nissior	1	
	Set to enable reception	on after transmissio	n.							
	Value			Description						
	0			The receiver	is no	t en	able	ed afte	r the fr	ame has been transmitted
	1			The receiver transmitted	is en	able	ed (	setting	RXEN	S) after the frame has been
14	TXDISAT	0 W	V	Disable TX A	After	Tra	nsn	nissio	1	
	Set to disable transm	itter directly after tra	ansmiss	ion has compe	eted.					
	Value			Description						
	0			The transmitt	er is	not	disa	abled a	fter the	e frame has been transmitted
	1			The transmitt transmitted	er is	disa	able	d (clea	ring T	XENS) after the frame has been
13	TXBREAK	0 W	V	Transmit Da	ta as	Bro	eak			
	Set to send data as a value of TXDATA.	ı break. Recipient w	vill see a	framing error	or a	brea	ak c	onditio	n depe	ending on its configuration and the
	Value			Description						
	0			The specified	l nun	nber	r of s	stop-bi	ts are t	transmitted
	1				it is (	gene	erat	ed afte		ransmitted to generate a break. A preak to allow the receiver to de-
12:9	Reserved	To ensure compa	atibility w	vith future devi	ces,	alwa	ays	write b	its to 0	). More information in 1.2 Conven-
8:0	TXDATA	0x000 W	V	TX Data						
	Use this register to w	rite data to the LEU	JART. If t	the transmitter	is er	nabl	ed,	a trans	fer will	be initiated at the first opportunity.

## 19.5.11 LEUARTn\_TXDATA - Transmit Buffer Data Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position	
0x028	31 30 30 28 28 28 27 27 27 27 27 27 27 27 27 27 27 27 27	L         0         0         4         0
Reset		00×0
Access		<b>&gt;</b>
Name		TXDATA

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TXDATA	0x00	W	TX Data
	This frame will be add cleared.	led to the transr	nit buffer. (	Only 8 LSB can be written using this register. 9th bit and control bits will be

## 19.5.12 LEUARTn\_IF - Interrupt Flag Register

Offset		Bit Position																														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset		•											•		•		•		<u> </u>			0	0	0	0	0	0	0	0	0	_	0
Access																						22	<u>~</u>	œ	22	22	<u>~</u>	œ	22	Я	22	~
Name																						SIGF	STARTF	MPAF	FERR	PERR	TXOF	RXUF	RXOF	RXDATAV	TXBL	TXC

Bit	Name	Reset	Access	Description										
31:11	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-										
10	SIGF	0	R	Signal Frame Interrupt Flag										
	Set when a signal fram different synchronizer		MPA, STAF	RT, and SIGNAL should not be set to match the same frame since they use										
9	STARTF	0	R	Start Frame Interrupt Flag										
	Set when a start fram different synchronizer		IPA, STAR <sup>-</sup>	T, and SIGNAL should not be set to match the same frame since they use										
8	MPAF	0	R	Multi-Processor Address Frame Interrupt Flag										
	Set when a multi-proofframe since they use			tected. MPA, START, and SIGNAL should not be set to match the same										
7	FERR	0	R	Framing Error Interrupt Flag										
	Set when a frame with	Set when a frame with a framing error is received while RXBLOCK is cleared.												
6	PERR	0	R	Parity Error Interrupt Flag										
	Set when a frame with	n a parity error i	s received	while RXBLOCK is cleared.										
5	TXOF	0	R	TX Overflow Interrupt Flag										
	Set when a write is do	one to the transi	mit buffer w	hile it is full. The data already in the transmit buffer is preserved.										
4	RXUF	0	R	RX Underflow Interrupt Flag										
	Set when trying to rea	ad from the rece	ive buffer v	vhen it is empty.										
3	RXOF	0	R	RX Overflow Interrupt Flag										
	Set when data is inco new data.	ming while the r	receive shif	t register is full. The data previously in shift register is overwritten by the										
2	RXDATAV	0	R	RX Data Valid Interrupt Flag										
	Set when data becom	nes available in t	the receive	buffer.										
1	TXBL	1	R	TX Buffer Level Interrupt Flag										
	Set when space beco	mes available ir	n the transr	mit buffer for a new frame.										
0	TXC	0	R	TX Complete Interrupt Flag										
	Set after a transmission	on when both th	e TX buffe	r and shift register are empty.										

## 19.5.13 LEUARTn\_IFS - Interrupt Flag Set Register

Offset															Ві	it Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	æ	7	9	2	4	က	2	1	0
Reset		•									•			•	•	•		•		•		0	0	0	0	0	0	0	0			0
Access																						W1	×	W1	W1	W1	W1	W1	W1			M
Name																						SIGF	STARTF	MPAF	FERR	PERR	TXOF	RXUF	RXOF			TXC

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure co	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	W1	Set SIGF Interrupt Flag
	Write 1 to set the	SIGF interrupt flag	9	
9	STARTF	0	W1	Set STARTF Interrupt Flag
	Write 1 to set the	STARTF interrupt	flag	
8	MPAF	0	W1	Set MPAF Interrupt Flag
	Write 1 to set the	MPAF interrupt fla	ıg	
7	FERR	0	W1	Set FERR Interrupt Flag
	Write 1 to set the	FERR interrupt fla	ıg	
6	PERR	0	W1	Set PERR Interrupt Flag
	Write 1 to set the	PERR interrupt fla	ng	
5	TXOF	0	W1	Set TXOF Interrupt Flag
	Write 1 to set the	TXOF interrupt fla	g	
4	RXUF	0	W1	Set RXUF Interrupt Flag
	Write 1 to set the	RXUF interrupt fla	ıg	
3	RXOF	0	W1	Set RXOF Interrupt Flag
	Write 1 to set the	RXOF interrupt fla	ng	
2:1	Reserved	To ensure co	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	W1	Set TXC Interrupt Flag
	Write 1 to set the	TXC interrupt flag		

# 19.5.14 LEUARTn\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x034	31	30	53	28	27	26	25	24	23	22	77	20	19	9	17	16	15	4	13	12	7	9	6	∞	7	9	2	4	က	2	_	0
Reset								1														0	0	0	0	0	0	0	0			0
Access																						(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1			(R)W1
Name																						SIGF	STARTF	MPAF	FERR	PERR	TXOF	RXUF	RXOF			TXC
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tior																

3it	Name	Reset	Access	Description
31:11	Reserved	To ensure o	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	(R)W1	Clear SIGF Interrupt Flag
		he SIGF interrupt t st be enabled glob		returns the value of the IF and clears the corresponding interrupt flags ).
9	STARTF	0	(R)W1	Clear STARTF Interrupt Flag
		he STARTF interru st be enabled glob		ding returns the value of the IF and clears the corresponding interrupt flags.).
8	MPAF	0	(R)W1	Clear MPAF Interrupt Flag
		he MPAF interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags ).
7	FERR	0	(R)W1	Clear FERR Interrupt Flag
		he FERR interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags ).
6	PERR	0	(R)W1	Clear PERR Interrupt Flag
		he PERR interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags ).
5	TXOF	0	(R)W1	Clear TXOF Interrupt Flag
		he TXOF interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags ).
4	RXUF	0	(R)W1	Clear RXUF Interrupt Flag
		he RXUF interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags ).
3	RXOF	0	(R)W1	Clear RXOF Interrupt Flag
		he RXOF interrupt st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags ).
2:1	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven
0	TXC	0	(R)W1	Clear TXC Interrupt Flag
		he TXC interrupt fl enabled globally ir		returns the value of the IF and clears the corresponding interrupt flags (7

## 19.5.15 LEUARTn\_IEN - Interrupt Enable Register

Offset	Bit Position										
0x038	33       34       35       36       37       38       39       30       30       31       32       33       34       36       37       38       39       30       30       40 <th>10</th> <th>6</th> <th>8 /</th> <th>9</th> <th>5</th> <th>4</th> <th>က</th> <th>2</th> <th>_</th> <th>0</th>	10	6	8 /	9	5	4	က	2	_	0
Reset		0	0	0 0	0	0	0	0	0	0	0
Access		Z.	W.	% § §	RW W	Z.	₩ M	₩ M	RW W	R M	A M
Name		SIGF	STARTF	MPAF	PERR	TXOF	RXUF	RXOF	RXDATAV	TXBL	TXC

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	RW	SIGF Interrupt Enable
	Enable/disable th	e SIGF interrupt		
9	STARTF	0	RW	STARTF Interrupt Enable
	Enable/disable th	e STARTF interrup	t	
8	MPAF	0	RW	MPAF Interrupt Enable
	Enable/disable th	ne MPAF interrupt		
7	FERR	0	RW	FERR Interrupt Enable
	Enable/disable th	e FERR interrupt		
6	PERR	0	RW	PERR Interrupt Enable
	Enable/disable th	e PERR interrupt		
5	TXOF	0	RW	TXOF Interrupt Enable
	Enable/disable th	e TXOF interrupt		
4	RXUF	0	RW	RXUF Interrupt Enable
	Enable/disable th	e RXUF interrupt		
3	RXOF	0	RW	RXOF Interrupt Enable
	Enable/disable th	e RXOF interrupt		
2	RXDATAV	0	RW	RXDATAV Interrupt Enable
	Enable/disable th	e RXDATAV interru	pt	
1	TXBL	0	RW	TXBL Interrupt Enable
	Enable/disable th	e TXBL interrupt		
0	TXC	0	RW	TXC Interrupt Enable
	Enable/disable th	ne TXC interrupt		

## 19.5.16 LEUARTn\_PULSECTRL - Pulse Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

					.,			3	,									3)				(							- /-			
Offset														Ві	it P	ositi	ion															
0x03C	33	29	28	27	26	25	24	23	22	21	20	19	2 8	17	16	15	4	7	2 5	7.	<del>,</del>	10	6	ω	7	9	5	4	က	2	_	- 0
Reset			•	•													•		•	•					•	•	0	0			0X0	
Access																											W.	₩ W			≷	
Name																											PULSEFILT	PULSEEN			PULSEW	
Bit	Nam	е				Re	set			Ac	ces	s	Des	crip	otio	n																
31:6	Rese	erved				To tion		ure	com	pati	bility	y w	ith fu	ıture	de	vices	s, al	wa	ys I	write	e b	its t	o 0.	Мс	re ir	nforr	natio	on ir	1	2 Co	onve	en-
5	PUL	SEFII	_T			0				RV	V		Pul	se F	ilte	r																
	Enab	ole a	one-	cycle	e pu	lse f	ilter	for	puls	e ex	cten	der	-																			
	Value	<del></del>											Des	cript	tion																	
	0												Filte		disa	abled	d. Pı	uls	es ı	nus	t b	e a	lea	ıst 2	cyc	les l	ong	for	relia	able	de	-
	1												Filte		ena	bled	l. Pu	ulse	es r	nus	t be	e at	lea	st 3	cyc	les l	ong	for i	relia	able	de-	
4	PUL	SEEN	1			0				RV	V		Pul	se G	en	erate	or/E	xt	end	er E	Ξna	able	)									
	Filter	LEU	ART	out	put 1	throu	ugh	puls	e g	ener	ator	r ar	nd th	e LE	UΑ	RT i	nput	t th	ırou	gh 1	the	pu	lse e	exte	nde	r.						
3:0	PUL	SEW				0x0	)			RV	V		Pul	se V	Vidt	h																

Configure the pulse width of the pulse generator as a number of 32.768 kHz clock cycles.

## 19.5.17 LEUARTn\_FREEZE - Freeze Register

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			'	•	'											'				'					'		•			1		0
Access																																Z.
Name																																REGFREEZE

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	REGFREEZE	0	RW	Register Update Freeze
	When set, the upd registers simultane		RT logic from	registers is postponed until this bit is cleared. Use this bit to update several
	Value	Mode		Description
	0	UPDATE		Each write access to a LEUART register is updated into the Low Frequency domain as soon as possible.
	1	FREEZE		The LEUART is not updated with the new written value.

# 19.5.18 LEUARTn\_SYNCBUSY - Synchronization Busy Register

Offset															Bi	t Pc	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	ω	7	9	2	4	က	2	_	0
Reset																									0	0	0	0	0	0	0	0
Access																									œ	œ	œ	œ	œ	œ	œ	<u>~</u>
Name																									PULSECTRL	TXDATA	TXDATAX	SIGFRAME	STARTFRAME	CLKDIV	CMD	CTRL

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7	PULSECTRL	0	R	PULSECTRL Register Busy
	Set when the value w	ritten to PULSE	CTRL is be	eing synchronized.
6	TXDATA	0	R	TXDATA Register Busy
	Set when the value w	ritten to TXDATA	A is being s	synchronized.
5	TXDATAX	0	R	TXDATAX Register Busy
	Set when the value w	ritten to TXDATA	AX is being	synchronized.
4	SIGFRAME	0	R	SIGFRAME Register Busy
	Set when the value w	ritten to SIGFRA	AME is beir	ng synchronized.
3	STARTFRAME	0	R	STARTFRAME Register Busy
	Set when the value w	ritten to STARTI	RAME is	being synchronized.
2	CLKDIV	0	R	CLKDIV Register Busy
	Set when the value w	ritten to CLKDI\	/ is being s	ynchronized.
1	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
0	CTRL	0	R	CTRL Register Busy
	Set when the value w	ritten to CTRL is	s being syn	chronized.

## 19.5.19 LEUARTn\_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x054	31	8	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	9	6	8	7	9	5	4	က	2	_	0
Reset		•	·											•							•	•				•		•		•	0	0
Access																															RW	RW
Name																															TXPEN	RXPEN
Bit	Nam	ne					Re	set			Ac	ces	s I	Des	crip	tion																

Bit	Name	Reset	Access	Description									
31:2	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
1	TXPEN	0	RW	TX Pin Enable									
	When set, the TX	pin of the LEUAF	EUART is enabled.										
	Value			Description									
	0			The LEUn_TX pin is disabled									
	1			The LEUn_TX pin is enabled									
0	RXPEN	0	RW	RX Pin Enable									
	When set, the RX pin of the LEUART is enabled.												
	Value			Description									
	0			The LEUn_RX pin is disabled									
	1	The LEUn_RX pin is enabled											

## 19.5.20 LEUARTn\_ROUTELOC0 - I/O Routing Location Register

Offset	Bit Position											
0x058	1. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.	13 11 11 11 12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	α 4 m α τ ο									
Reset		00×0	00×00									
Access		RW	RW									
Name		TXLOC	RXLOC									

Bit	Name	Reset	Access	Description							
31:14	Reserved	To ensure co	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Cotions								
13:8	TXLOC	0x00	RW	I/O Location							

Decides the location of the LEUART TX pin. See the device data sheet for the mapping between location and physical pins.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22
23	LOC23	Location 23

Bit	Name	Reset	Access	Description
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
7:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	RXLOC	0x00	RW	I/O Location

Decides the location of the LEUART RX pin. See the device data sheet for the mapping between location and physical pins.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22
23	LOC23	Location 23


Bit	Name	Reset	Access	Description
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
				Location of

## 19.5.21 LEUARTn\_INPUT - LEUART Input Register

Offset														В	it Po	siti	on_															
0x064	- O	59	78	_	ဖ	25	4	3	22	_	0	19	8	Т	16	15	4	13	12	_	0							Ι.		T		
	3 3	Ø	7	27	0	7	24	23	6	7	20		<u> </u>	17	-	_	<u> </u>	-	_	7	19	6	∞	7	9	2	4	C.			- 0	_
Reset																										0		0×0				
Access																										₹		A W				
Name												RXPRS										RXPRSSEL										
Bit	Name					Res	et			Ac	ces	s	Des	crip	tion																	
31:6	Reser	ved				To e		ire (	com	patil	bility	/ Wİ	th fu	ıture	dev	vices	s, alı	vay:	S WI	rite k	its t	o 0.	Мо	re in	nforn	natio	on ir	1.	2 Cc	onv	en-	
5	RXPR	S				0				RW	/		PRS	S RX	( En	able	•															
	When	set,	the	PRS	S ch	anne	l sel	lect	ed a	s in	put	to F	RX.																			
4	Reser	ved				To e		ire (	com	patil	bility	/ Wİ	th fu	iture	dev	vices	s, alı	vay.	s wi	ite k	its t	o 0.	Мо	re in	nforn	natio	n ir	າ 1.	2 Cc	onv	en-	
3:0	RXPR	SSE	L			0x0				RW	/		RX	PRS	Ch	ann	el S	ele	ct													
	Select	PRS	S ch	ann	el as	s inpu	ut to	RX	ζ.																							
	Value					Mod	de						Des	crip	tion																	
	0					PRS	SCH	10					PRS	S Ch	ann	el 0	sele	ecte	d													
	1					PRS	SCH	11					PRS	S Ch	ann	el 1	sele	ecte	d													
	2					PRS	SCH	12					PRS	S Ch	ann	el 2	sele	ecte	d													
	3					PRS	SCH	CH3 PRS Channel 3 selected																								
	4					PRS	SCH	14					PRS	S Ch	ann	el 4	sele	ecte	d													
	5					PRS	SCH	15					PRS	S Ch	ann	el 5	sele	ecte	d													
	6					PRS	SCH	16					PRS	S Ch	ann	el 6	sele	ecte	d													
	7					PRS	SCH	17					PRS	S Ch	ann	el 7	sele	ecte	d													
	8					PRS	SCH	18					PRS	S Ch	ann	el 8	sele	ecte	d													
	9					PRS	SCH	19					PRS	S Ch	ann	el 9	sele	ecte	d													
	10					PRS	SCH	110					PRS	S Ch	ann	el 10	) se	lect	ed													
	11					PRS	SCH	111					PRS	S Ch	ann	el 1'	l se	lecte	ed													

### 20. TIMER/WTIMER - Timer/Counter





#### **Quick Facts**

#### What?

The TIMER (Timer/Counter) keeps track of timing and counts events, generates output waveforms, and triggers timed actions in other peripherals.

### Why?

Most applications have activities that need to be timed accurately with as little CPU intervention and energy consumption as possible.

#### How?

The flexible 16/32-bit timer can be configured to provide PWM waveforms with optional dead-time insertion (e.g. motor control) or work as a frequency generator. The timer can also count events and control other peripherals through the PRS, which offloads the CPU and reduces energy consumption.

#### 20.1 Introduction

The general purpose timer has 3 or 4 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

The TIMER and WTIMER peripherals are identical except for the timer width. A TIMER is 16-bits wide and a WTIMER is 32-bits wide. Some timers also include a Dead-Time Insertion module suitable for motor control applications.

Refer to the device data sheet to determine the capabilities (capture/compare channel count and DTI) of each timer instance.

#### 20.2 Features

- · 16/32-bit auto reload up/down counter
  - Dedicated 16/32-bit reload register which serves as counter maximum
- 3 or 4 Compare/Capture channels
  - · Individually configurable as either input capture or output compare/PWM
- · Multiple Counter modes
  - · Count up
  - · Count down
  - · Count up/down
  - · Quadrature Decoder
  - · Direction and count from external pins
- · 2x Count Mode
- · Counter control from PRS or external pin
  - Start
  - · Stop
  - · Reload and start
- · Inter-Timer connection
  - Allows 32-bit counter mode
  - · Start/stop synchronization between several timers
- · Input Capture
  - · Period measurement
  - · Pulse width measurement
  - · Two capture registers for each capture channel
    - · Capture on either positive or negative edge
    - · Capture on both edges
  - · Optional digital noise filtering on capture inputs
- · Output Compare
  - · Compare output toggle/pulse on compare match
  - · Immediate update of compare registers
- PWM
  - · Up-count PWM
  - · Up/down-count PWM
  - Predictable initial PWM output state (configured by SW)
  - · Buffered compare register to ensure glitch-free update of compare values
- Clock sources
  - HFPERCLK<sub>TIMERn</sub>
    - · 10-bit Prescaler
  - · External pin
  - Peripheral Reflex System
- · Debug mode
  - · Configurable to either run or stop when processor is stopped (halt/breakpoint)
- Interrupts, PRS output and/or DMA request on:
  - · Underflow
  - · Overflow
  - · Compare/Capture event
- · Dead-Time Insertion Unit
  - · Complementary PWM outputs with programmable dead-time
    - · Dead-time is specified independently for rising and falling edge
      - · 10-bit prescaler
      - · 6-bit time value
    - · Outputs have configurable polarity
    - · Outputs can be set inactive individually by software.

- · Configurable action on fault
  - · Set outputs inactive
  - · Clear output
  - · Tristate output
- Individual fault sources
  - · One or two PRS signals
  - · Debugger
    - · Support for automatic restart
  - · Core lockup
- · Configuration lock

### 20.3 Functional Description

An overview of the TIMER/WTIMER module is shown in Figure 20.1 TIMER/WTIMER Block Overview on page 673 and it consists of a 16/32 bit up/down counter with 3 Compare/Capture channels connected to pins TIMn CC0, TIMn CC1, and TIMn CC2.




Figure 20.1. TIMER/WTIMER Block Overview

WTIMERs (Wide TIMERs) are 32-bit variants of the TIMER/WTIMER module.

### 20.3.1 Counter Modes

The timer consists of a counter that can be configured to the following modes:

- 1. Up-count: Counter counts up until it reaches the value in TIMERn TOP, where it is reset to 0 before counting up again.
- 2. Down-count: The counter starts at the value in TIMERn\_TOP and counts down. When it reaches 0, it is reloaded with the value in TIMERn\_TOP.
- 3. Up/Down-count: The counter starts at 0 and counts up. When it reaches the value in TIMERn\_TOP, it counts down until it reaches 0 and starts counting up again.
- 4. Quadrature Decoder: Two input channels where one determines the count direction, while the other pin triggers a clock event.

In addition, to the TIMER/WTIMER modes listed above, the TIMER/WTIMER also supports a 2x Count Mode. In this mode the counter increments/decrements by 2. The 2x Count Mode intended use is to generate 2x PWM frequency when the Compare/Capture channel is put in PWM mode. The 2x Count Mode can be enabled by setting the X2CNT bitfield in the TIMERn\_CTRL register.

The counter value can be read or written by software at any time by accessing the CNT field in TIMERn CNT.

#### 20.3.1.1 Events

Overflow is set when the counter value shifts from TIMERn\_TOP to the next value when counting up. In up-count mode and Quadrature Decoder mode the next value is 0. In up/down-count mode, the next value is TIMERn\_TOP-1.

Underflow is set when the counter value shifts from 0 to the next value when counting down. In down-count mode and Quadrature Decoder mode, the next value is TIMERn TOP. In up/down-count mode the next value is 1.

An update event occurs on overflow in up-count mode and on underflow in down-count or up/down count mode. Additionally, an update event also occurs on overflow and underflow in Quadrature Decoder Mode. This event is used to time updates of buffered values.

#### **20.3.1.2 Operation**

Figure 20.2 TIMER/WTIMER Hardware Timer/Counter Control on page 674 shows the hardware Timer/Counter control. Software can start or stop the counter by setting the START or STOP bits in TIMERn\_CMD. The counter value (CNT in TIMERn\_CNT) can always be written by software to any 16/32-bit value.

It is also possible to control the counter through either an external pin or PRS input. This is done through the input logic for the Compare/Capture Channel 0. The Timer/Counter allows individual actions (start, stop, reload) to be taken for rising and falling input edges. This is configured in the RISEA and FALLA fields in TIMERn\_CTRL. The reload value is 0 in up-count and up/down-count mode and TOP in down-count mode.

The RUNNING bit in TIMERn\_STATUS indicates if the timer is running or not. If the SYNC bit in TIMERn\_CTRL is set, the timer is started/stopped/reloaded (external pin or PRS) when any of the other timers are started/stopped/reloaded.

The DIR bit in TIMERn\_STATUS indicates the counting direction of the timer at any given time. The counter value can be read or written by software through the CNT field in TIMERn\_CNT. In Up/Down-Count mode the count direction will be set to up if the CNT value is written by software.




Figure 20.2. TIMER/WTIMER Hardware Timer/Counter Control

#### 20.3.1.3 Clock Source

The counter can be clocked from several sources, which are all synchronized with the peripheral clock (HFPERCLK). See Figure 20.3 TIMER/WTIMER Clock Selection on page 675.




Figure 20.3. TIMER/WTIMER Clock Selection

#### 20.3.1.4 Peripheral Clock (HFPERCLK)

The peripheral clock (HFPERCLK) can be used as a source with a configurable prescale factor of 2^PRESC, where PRESC is an integer between 0 and 10, which is set in PRESC in TIMERn\_CTRL. However, if 2x Count Mode is enabled and the Compare/Capture channels are put in PWM mode, the CC output is updated on both clock edges so prescaling the peripheral clock will produce an incorrect result. The prescaler is stopped and reset when the timer is stopped.

### 20.3.1.5 Compare/ Capture Channel 1 Input

The timer can also be clocked by positive and/or negative edges on the Compare/Capture channel 1 input. This input can either come from the TIMn\_CC1 pin or one of the PRS channels. The input signal must not have a higher frequency than f<sub>HFPERCLK</sub>/3 when running from a pin input or a PRS input with FILT enabled in TIMERn\_CCx\_CTRL. When running from PRS without FILT, the frequency can be as high as f<sub>HFPERCLK</sub>. Note that when clocking the timer from the same pulse that triggers a start (through RISEA/FALLA in TIMERn\_CTRL), the starting pulse will not update the Counter Value.

### 20.3.1.6 Underflow/Overflow From Neighboring Timer

All timers are linked together (see Figure 20.4 TIMER/WTIMER Connections on page 675), allowing timers to count on overflow/ underflow from the lower numbered neighbouring timers to form a 32-bit or 48-bit timer. Note that all timers must be set to same count direction and less significant timer(s) can only be set to count up or down.




Figure 20.4. TIMER/WTIMER Connections

## 20.3.1.7 One-Shot Mode

By default, the counter counts continuously until it is stopped. If the OSMEN bit is set in the TIMERn\_CTRL register, however, the counter is disabled by hardware on the first *update event* (see 20.3.1.1 Events). Note that when the counter is running with CC1 as clock source (0b01 in CLKSEL in TIMERn\_CTRL) and OSMEN is set, a CC1 capture event will not take place on the *update event* (CC1 rising edge) that stops the timer.

### 20.3.1.8 Top Value Buffer

The TIMERn\_TOP register can be altered either by writing it directly or by writing to the TIMER\_TOPB (buffer) register. When writing to the buffer register the TIMERn\_TOPB register will be written to TIMERn\_TOP on the next *update event*. Buffering ensures that the TOP value is not set below the actual count value. The TOPBV flag in TIMERn\_STATUS indicates whether the TIMERn\_TOPB register contains data that has not yet been written to the TIMERn\_TOP register (see Figure 20.5 TIMER/WTIMER TOP Value Update Functionality on page 676).

**Note:** When writing to TIMERn\_TOP register directly, the TIMERn\_TOPB register value will be invalidated and the TOPBV flag will be cleared. This prevents TIMERn\_TOP register from being immediately updated by an existing valid TIMERn\_TOPB value during the next update event.




Figure 20.5. TIMER/WTIMER TOP Value Update Functionality

#### 20.3.1.9 Quadrature Decoder

Quadrature Decoding mode is used to track motion and determine both rotation direction and position. The Quadrature Decoder uses two input channels that are 90 degrees out of phase (see Figure 20.6 TIMER/WTIMER Quadrature Encoded Inputs on page 677).




Figure 20.6. TIMER/WTIMER Quadrature Encoded Inputs

In the timer these inputs are tapped from the Compare/Capture channel 0 (Channel A) and 1 (Channel B) inputs before edge detection. The Timer/Counter then increments or decrements the counter, based on the phase relation between the two inputs. The Quadrature Decoder Mode supports two channels, but if a third channel (Z-terminal) is available, this can be connected to an external interrupt and trigger a counter reset from the interrupt service routine. By connecting a periodic signal from another timer as input capture on Compare/Capture Channel 2, it is also possible to calculate speed and acceleration.

Note: In Quadrature Decoder mode, overflow and underflow triggers an update event.




Figure 20.7. TIMER/WTIMER Quadrature Decoder Configuration

The Quadrature Decoder can be set in either X2 or X4 mode, which is configured in the QDM bit in TIMERn\_CTRL. See Figure 20.7 TIMER/WTIMER Quadrature Decoder Configuration on page 677

### 20.3.1.10 X2 Decoding Mode

In X2 Decoding mode, the counter increments or decrements on every edge of Channel A, see Table 20.1 TIMER/WTIMER Counter Response in X2 Decoding Mode on page 678 and Figure 20.8 TIMER/WTIMER X2 Decoding Mode on page 678.

Table 20.1. TIMER/WTIMER Counter Response in X2 Decoding Mode

Channel B	Channel A									
Cildille	Rising	Falling								
0	Increment	Decrement								
1	Decrement	Increment								




Figure 20.8. TIMER/WTIMER X2 Decoding Mode

### 20.3.1.11 X4 Decoding Mode

In X4 Decoding mode, the counter increments or decrements on every edge of Channel A and Channel B, see Figure 20.9 TIMER/WTIMER X4 Decoding Mode on page 678 and Table 20.2 TIMER/WTIMER Counter Response in X4 Decoding Mode on page 678.

Table 20.2. TIMER/WTIMER Counter Response in X4 Decoding Mode

Opposite Channel	Chan	nnel A	Channel B					
	Rising	Falling	Rising	Falling				
Channel A = 0			Decrement	Increment				
Channel A = 1			Increment	Decrement				
Channel B = 0	Increment	Decrement						
Channel B = 1	Decrement	Increment						



Figure 20.9. TIMER/WTIMER X4 Decoding Mode

#### 20.3.1.12 TIMER/WTIMER Rotational Position

To calculate a position Figure 20.10 TIMER/WTIMER Rotational Position Equation on page 679 can be used.

$$pos^{\circ} = (CNT/X \times N) \times 360^{\circ}$$

Figure 20.10. TIMER/WTIMER Rotational Position Equation

where X = Encoding type and N = Number of pulses per revolution.

### 20.3.2 Compare/Capture Channels

The timer contains 3 Compare/Capture channels, which can be configured in the following modes:

- 1. Input Capture
- 2. Output Compare
- 3. PWM

### 20.3.2.1 Input Pin Logic

Each Compare/Capture channel can be configured as an input source for the Capture Unit or as external clock source for the timer (see Figure 20.11 TIMER/WTIMER Input Pin Logic on page 679). Compare/Capture channels 0 and 1 are the inputs for the Quadrature Decoder Mode. The input channel can be filtered before it is used, which requires the input to remain stable for 5 cycles in a row before the input is propagated to the output.




Figure 20.11. TIMER/WTIMER Input Pin Logic

### 20.3.2.2 Compare/Capture Registers

The Compare/Capture channel registers are prefixed with TIMERn\_CCx\_, where the x stands for the channel number. Since the Compare/Capture channels serve three functions (input capture, compare, PWM), the behavior of the Compare/Capture registers (TIMERn\_CCx\_CCV) and buffer registers (TIMERn\_CCx\_CCVB) change depending on the mode the channel is set in.

#### 20.3.2.3 Input Capture

In Input Capture Mode, the counter value (TIMERn\_CNT) can be captured in the Compare/Capture Register (TIMERn\_CCx\_CCV) (see Figure 20.12 TIMER/WTIMER Input Capture on page 680). The CCPOL bits in TIMERn\_STATUS indicate the polarity of the edge that triggered the capture in TIMERn CCx CCV.




Figure 20.12. TIMER/WTIMER Input Capture

The Compare/Capture Buffer Register (TIMERn\_CCx\_CCVB) and the TIMERn\_CCx\_CCV register form double-buffered capture registers allowing two subsequent capture events to take place before a read-out is required. The first capture can always be read from TIMERn\_CCx\_CCV, and reading this address will load the next capture value into TIMERn\_CCx\_CCV from TIMERn\_CCx\_CCVB if it contains valid data. The CC value can be read without altering the FIFO contents by reading TIMERn\_CCx\_CCVP. TIMERn\_CCx\_CCVB can also be read without altering the FIFO contents. The ICV flag in TIMERn\_STATUS indicates if there is a valid unread capture in TIMERn\_CCx\_CCV. In this mode, TIMERn\_CCx\_CCV is read-only.

In the case where a capture is triggered while both TIMERn\_CCx\_CCV and TIMERn\_CCx\_CCVB contain unread capture values, the buffer overflow interrupt flag (ICBOF in TIMERn\_IF) will be set. On overflow new capture values will overwrite the value in TIMERn\_CCx\_CCVB and the value of TIMERn\_CCx\_CCV will remain unchanged. TIMERn\_CCx\_CCV will always contain the oldest unread value and TIMERn\_CCx\_CCVB will always contain the newest value.

Note: In input capture mode, the timer will only trigger interrupts when it is running.

### 20.3.2.4 Period/Pulse-Width Capture

Period and/or pulse-width capture can only be possible with Channel 0 (CC0), because this is the only channel that can start and stop the timer. This can be done by setting the RISEA field in TIMERn\_CTRL to Clear&Start, and select the wanted input from either external pin or PRS, see Figure 20.13 TIMER/WTIMER Period and/or Pulse width Capture on page 681. For period capture, the Compare/Capture Channel should then be set to input capture on a rising edge of the same input signal. To capture the width of a high pulse, the Compare/Capture Channel should be set to capture on a falling edge of the input signal. To measure the low pulse-width of a signal, opposite polarities should be chosen.




Figure 20.13. TIMER/WTIMER Period and/or Pulse width Capture

#### 20.3.2.5 Compare

Each Compare/Capture channel contains a comparator which outputs a compare match if the contents of TIMERn\_CCx\_CCV matches the counter value, see Figure 20.14 TIMER/WTIMER Block Diagram Showing Comparison Functionality on page 682. In compare mode, each compare channel can be configured to either set, clear or toggle the output on an event (compare match, overflow or underflow). The output from each channel is represented as an alternative function on the port it is connected to, which needs to be enabled for the CC outputs to propagate to the pins.




Figure 20.14. TIMER/WTIMER Block Diagram Showing Comparison Functionality

The compare output is delayed by one cycle to allow for full 0% to 100% PWM generation. If occurring in the same cycle, match action will have priority over overflow or underflow action.

The input selected (through PRSSEL, INSEL and FILTSEL in TIMERn\_CCx\_CTRL) for the CC channel will also be sampled on compare match and the result is found in the CCPOL bits in TIMERn\_STATUS. It is also possible to configure the CCPOL to always track the inputs by setting ATI in TIMERn\_CTRL.

The COIST bit in TIMERn\_CCx\_CTRL is the initial state of the compare/PWM output. The COIST bit can also be used as an initial value to the compare outputs on a reload-start when RSSCOIST is set in TIMERn\_CTRL. Also the resulting output can be inverted by setting OUTINV in TIMERn\_CCx\_CTRL. It is recommended to turn off the CC channel before configuring the output state to avoid any pulses on the output. The CC channel can be turned off by setting MODE to OFF in TIMER\_CCx\_CTRL. The following figure shows the output logic for the TIMER/WTIMER module.




Figure 20.15. TIMER/WTIMER Output Logic

### 20.3.2.6 Compare Mode Registers

When running in Output Compare or PWM mode, the value in TIMERn\_CCx\_CCV will be compared against the count value. In Compare mode the output can be configured to toggle, clear or set on compare match, overflow, and underflow through the CMOA, COFOA and CUFOA fields in TIMERn\_CCx\_CTRL. TIMERn\_CCx\_CCV can be accessed directly or through the buffer register TIMERn\_CCx\_CCVB, see Figure 20.16 TIMER/WTIMER Output Compare/PWM Buffer Functionality Detail on page 683. When writing to the buffer register, the value in TIMERn\_CCx\_CCVB will be written to TIMERn\_CCx\_CCV on the next *update event*. This functionality ensures glitch free PWM outputs. The CCVBV flag in TIMERn\_STATUS indicates whether the TIMERn\_CCx\_CCVB register contains data that has not yet been written to the TIMERn\_CCx\_CCV register. Note that when writing 0 to TIMERn\_CCx\_CCVB in updown count mode the CCV value is updated when the timer counts from 0 to 1. Thus, the compare match for the next period will not happen until the timer reaches 0 again on the way down.




Figure 20.16. TIMER/WTIMER Output Compare/PWM Buffer Functionality Detail

### 20.3.2.7 Frequency Generation (FRG)

Frequency generation (see Figure 20.17 TIMER/WTIMER Up-count Frequency Generation on page 684) can be achieved in compare mode by:

- · Setting the counter in up-count mode
- · Enabling buffering of the TOP value.
- · Setting the CC channels overflow action to toggle




Figure 20.17. TIMER/WTIMER Up-count Frequency Generation

The output frequency is given by Figure 20.18 TIMER/WTIMER Up-count Frequency Generation Equation on page 684

$$f_{FRG} = f_{HFPERCLK}/(2^{(PRESC + 1)} \times (TOP + 1) \times 2)$$

Figure 20.18. TIMER/WTIMER Up-count Frequency Generation Equation

The figure below provides cycle accurate timing and event generation information for frequency generation.




Figure 20.19. TIMER/WTIMER Up-count Frequency Generation Detail

### 20.3.2.8 Pulse-Width Modulation (PWM)

In PWM mode, TIMERn\_CCx\_CCV is buffered to avoid glitches in the output. The settings in the Compare Output Action configuration bits are ignored in PWM mode and PWM generation is only supported for up-count and up/down-count mode.

## 20.3.2.9 Up-count (Single-slope) PWM

If the counter is set to up-count and the Compare/Capture channel is put in PWM mode, single slope PWM output will be generated (see Figure 20.20 TIMER/WTIMER Up-count PWM Generation on page 685). In up-count mode the PWM period is TOP+1 cycles and the PWM output will be high for a number of cycles equal to TIMERn\_CCx\_CCV. This means that a constant high output is achieved by setting TIMERn\_CCx\_CCV to TOP+1 or higher. The PWM resolution (in bits) is then given by Figure 20.21 TIMER/WTIMER Up-count PWM Resolution Equation on page 685.




Figure 20.20. TIMER/WTIMER Up-count PWM Generation

$$R_{PWM_{UD}} = log(TOP+1)/log(2)$$

Figure 20.21. TIMER/WTIMER Up-count PWM Resolution Equation

The PWM frequency is given by Figure 20.22 TIMER/WTIMER Up-count PWM Frequency Equation on page 685:

$$f_{PWM_{UD/down}} = f_{HFPERCLK}/(2^{PRESC} \times (TOP + 1))$$

Figure 20.22. TIMER/WTIMER Up-count PWM Frequency Equation

The high duty cycle is given by Figure 20.23 TIMER/WTIMER Up-count Duty Cycle Equation on page 685

$$DS_{up} = CCVx/(TOP+1)$$

Figure 20.23. TIMER/WTIMER Up-count Duty Cycle Equation

The figure below provides cycle accurate timing and event generation information for up-count mode.




Figure 20.24. TIMER/WTIMER Up-count PWM Generation Detail

## 20.3.2.10 2x Count Mode (Up-count)

When the timer is set in 2x mode, the TIMER/WTIMER will count up by two. This will in effect make any odd Top value be rounded down to the closest even number. Similarly, any odd CC value will generate a match on the closest lower even value as shown in Figure 20.25 TIMER/WTIMER CC out in 2x mode on page 686




Figure 20.25. TIMER/WTIMER CC out in 2x mode

The PWM resolution is given by Figure 20.26 TIMER/WTIMER 2x PWM Resolution Equation on page 686.

 $R_{PWM_{2xmode}} = log(TOP/2+1)/log(2)$ 

Figure 20.26. TIMER/WTIMER 2x PWM Resolution Equation

The PWM frequency is given by Figure 20.27 TIMER/WTIMER 2x Mode PWM Frequency Equation (Up-count) on page 686:

 $f_{PWM_{2xmode}} = f_{HFPERCLK} / floor(TOP/2) + 1$ 

Figure 20.27. TIMER/WTIMER 2x Mode PWM Frequency Equation( Up-count)

The high duty cycle is given by Figure 20.28 TIMER/WTIMER 2x Mode Duty Cycle Equation on page 686

 $DS_{2xmode} = CCVx/((floor(TOP/2)+1)*2)$ 

Figure 20.28. TIMER/WTIMER 2x Mode Duty Cycle Equation

## 20.3.2.11 Up/Down-count (Dual-slope) PWM

If the counter is set to up-down count and the Compare/Capture channel is put in PWM mode, dual slope PWM output will be generated by Figure 20.29 TIMER/WTIMER Up/Down-count PWM Generation on page 687. The resolution (in bits) is given by Figure 20.30 TIMER/WTIMER Up/Down-count PWM Resolution Equation on page 687.




Figure 20.29. TIMER/WTIMER Up/Down-count PWM Generation

$$R_{PWM_{up/down}} = log(TOP+1)/log(2)$$

Figure 20.30. TIMER/WTIMER Up/Down-count PWM Resolution Equation

The PWM frequency is given by Figure 20.31 TIMER/WTIMER Up/Down-count PWM Frequency Equation on page 687:

$$f_{PWM_{up/down}} = f_{HFPERCLK} / (2^{(PRESC+1)} \times TOP))$$

Figure 20.31. TIMER/WTIMER Up/Down-count PWM Frequency Equation

The high duty cycle is given by Figure 20.32 TIMER/WTIMER Up/Down-count Duty Cycle Equation on page 687

$$DS_{up/down} = CCVx/TOP$$

Figure 20.32. TIMER/WTIMER Up/Down-count Duty Cycle Equation

The figure below provides cycle accurate timing and event generation information for up-count mode.




Figure 20.33. TIMER/WTIMER Up/Down-count PWM Generation

#### 20.3.2.12 2x Count Mode (Up/Down-count)

When the timer is set in 2x mode, the TIMER/WTIMER will count up/down by two. This will in effect make any odd Top value be rounded down to the closest even number. Similarly, any odd CC value will generate a match on the closest lower even value as shown in Figure 20.34 TIMER/WTIMER CC out in 2x mode on page 688




Figure 20.34. TIMER/WTIMER CC out in 2x mode

Figure 20.35 TIMER/WTIMER 2x PWM Resolution Equation on page 688.

 $R_{PWM_{2ymode}} = log(TOP/2+1)/log(2)$ 

Figure 20.35. TIMER/WTIMER 2x PWM Resolution Equation

The PWM frequency is given by Figure 20.36 TIMER/WTIMER 2x Mode PWM Frequency Equation( Up/Down-count) on page 688:

 $f_{PWM_{2xmode}} = f_{HFPERCLK} / (floor(TOP/2)*2)$ 

Figure 20.36. TIMER/WTIMER 2x Mode PWM Frequency Equation( Up/Down-count)

The high duty cycle is given by two equations based on the CCVx values. Figure 20.37 TIMER/WTIMER 2x Mode Duty Cycle Equation for CCVx = 1 or CCVx = even on page 688 and Figure 20.38 TIMER/WTIMER 2x Mode Duty Cycle Equation for all other CCVx = odd values on page 688

 $DS_{2xmode} = (CCVx*2)/(floor(TOP/2)*4)$ 

Figure 20.37. TIMER/WTIMER 2x Mode Duty Cycle Equation for CCVx = 1 or CCVx = even

 $DS_{2xmode} = (CCVx*2 - CCVx)/(floor(TOP/2)*4)$ 

Figure 20.38. TIMER/WTIMER 2x Mode Duty Cycle Equation for all other CCVx = odd values

## 20.3.2.13 Timer Configuration Lock

To prevent software errors from making changes to the timer configuration, a configuration lock is available similar to DTI configuration Lock. Writing any value but 0xCE80 to LOCKKEY in TIMERn\_LOCK results in TIMERn\_CTRL, TIMERn\_CMD, TIMERn\_TOP, TIMERn\_CNT, TIMERn\_CCx\_CTRL and TIMERn\_CCx\_CCV being locked from writing. To unlock the registers, write 0xCE80 to LOCKKEY in TIMERn\_LOCK. The value of TIMERn\_LOCK is 1 when the lock is active, and 0 when the registers are unlocked.

#### 20.3.3 Dead-Time Insertion Unit

Some of the timers include a Dead-Time Insertion module suitable for motor control applications. Refer to the device data sheet to check if a timer has this feature. The example settings in this section are for TIMER0, but identical settings can be used for other timers with DTI as well. The Dead-Time Insertion Unit aims to make control of brushless DC (BLDC) motors safer and more efficient by introducing complementary PWM outputs with dead-time insertion and fault handling, see Figure 20.39 TIMER/WTIMER Dead-Time Insertion Unit Overview on page 689.




Figure 20.39. TIMER/WTIMER Dead-Time Insertion Unit Overview

When used for motor control, the PWM outputs TIM0\_CC0, TIM0\_CC1 and TIM0\_CC2 are often connected to the high-side transistors of a triple half-bridge setup (UH, VH and WH), and the complementary outputs connected to the respective low-side transistors (UL, VL, WL shown in Figure 20.40 TIMER/WTIMER Triple Half-Bridge on page 689). Transistors used in such a bridge often do not open/close instantaneously, and using the exact complementary inputs for the high and low side of a half-bridge may result in situations where both gates are open. This can give unnecessary current-draw and short circuit the power supply. The DTI unit provides dead-time insertion to deal with this problem.




Figure 20.40. TIMER/WTIMER Triple Half-Bridge

For each of the 3 compare-match outputs of TIMER0, an additional complementary output is provided by the DTI unit. These outputs, named TIM0\_CDTI0, TIM0\_CDTI1 and TIM0\_CDTI2 are provided to make control of e.g. 3-channel BLDC or permanent magnet AC (PMAC) motors possible using only a single timer, see Figure 20.41 TIMER/WTIMER Overview of Dead-Time Insertion Block for a Single PWM channel on page 690.




Figure 20.41. TIMER/WTIMER Overview of Dead-Time Insertion Block for a Single PWM channel

The DTI unit is enabled by setting DTEN in TIMER0\_DTCTRL. In addition to providing the complementary outputs, the DTI unit then also overrides the compare match outputs from the timer.

The DTI unit gives the rising edges of the PWM outputs and the rising edges of the complementary PWM outputs a configurable time delay. By doing this, the DTI unit introduces a dead-time where both the primary and complementary outputs in a pair are inactive as seen in Figure 20.42 TIMER/WTIMER Polarity of Both Signals are Set as Active-High on page 690.




Figure 20.42. TIMER/WTIMER Polarity of Both Signals are Set as Active-High

Dead-time is specified individually for the rising and falling edge of the original PWM. These values are shared across all the three PWM channels of the DTI unit. A single prescaler value is provided for the DTI unit, meaning that both the rising and falling edge dead-times share prescaler value. The prescaler divides the HFPERCLK<sub>TIMERn</sub> by a configurable factor between 1 and 1024, which is set in the DTPRESC field in TIMERO\_DTTIME. The rising and falling edge dead-times are configured in DTRISET and DTFALLT in TIMERO\_DTTIME to any number between 1-64 HFPERCLK<sub>TIMERO</sub> cycles.

The DTAR and DTFATS bits in TIMER0\_DTCTRL control the DTI output behavior when the timer stops. By default the DTI block stops when the timer is stopped. Setting the DTAR bit will cause the DTI to output on channel 0 to continue when the timer is stopped. DTAR effects only channel 0. See 20.3.3.2 PRS Channel as a Source for an example of when this can be used. While in this mode the undivided HFPERCLK\_TIMER0 (DTPRESC=0) is always used regardless of programmed DTPRESC value in TIMER0\_DTTIME. This means that rise and fall dead times are calculated assuming DTPRESC = 0.

When the timer stops DTI outputs are frozen by default, preserving their last state. To allow the outputs to go to a safe state as programmed in the DTFA field of TIMERO\_DTFC register and set the DTFATS bitfield in the TIMERO\_DTCTRL reg. Note that when DTAR is also set, DTAR has priority over DTFATS for DTI channel 0 output.

The following table shows the DTI output when the timer is halted.

Table 20.3. DTI Output When Timer Halted

DTAR	DTFATS	State
0	0	frozen
0	1	safe
1	0	running
1	1	running

## 20.3.3.1 Output Polarity

The value of the primary and complementary outputs in a pair will never be set active at the same time by the DTI unit. The polarity of the outputs can be changed if this is required by the application. The active values of the primary and complementary outputs are set by the DTIPOL and DTCINV bits in the TIMERO\_DTCTRL register. The DTIPOL bit of this register specifies the base polarity. If DTIPOL =0, then the outputs are active-high, and if DTIPOL = 1 they are active-low. The relative phase of the primary and complementary outputs is not changed by DTIPOL, as the polarity of both outputs is changed, see Figure 20.43 TIMER/WTIMER Output Polarities on page 691.

In some applications, it may be required that the primary outputs are active-high, while the complementary outputs are active-low. This can be accomplished by manipulating the DTCINV bit of the TIMERO\_DTCTRL register, which inverts the polarity of the complementary outputs relative to the primary outputs. As an example, DTIPOL = 0 and DTCINV = 0 results in outputs with opposite phase and active-high states. Similarly, DTIPOL = 1 and DTCINV = 1 results in outputs with equal phase and the primary output will be active-high while the complementary will be active-low.




Figure 20.43. TIMER/WTIMER Output Polarities

Output generation on the individual DTI outputs can be disabled by configuring TIMER0\_DTOGEN. When output generation on an output is disabled that output will go to and stay in its inactive state.

#### 20.3.3.2 PRS Channel as a Source

A PRS channel can be used as input to the DTI module instead of the PWM output from the timer for DTI channel 0. Setting DTPRSEN in TIMERO\_DTCTRL will override the source of the first DTI channel, driving TIMO\_CC0 and TIMO\_CDTI0, with the value on the PRS channel. The rest of the DTI channels will continue to be driven by the PWM output from the timer. The input PRS channel is chosen by configuring DTPRSSEL in TIMERO\_DTCTRL. Note that the timer must be running even when PRS is used as DTI source. However, if it is required to keep the DTI channel 0 running even when the timer is stopped, set DTAR in TIMERO\_DTCTRL. When this bit is set, it uses DTPRESC=0 regardless of the value programmed in DTPRESC in TIMERO\_DTTIME.

The DTI prescaler, set by DTPRESC in TIMERO\_DTTIME determines the accuracy with which the DTI can insert dead-time into a PRS signal. The maximum dead-time error equals 2<sup>DTPRESC</sup> clock cycles. With zero prescaling, the inserted dead-times are therefore accurate, but they may be inaccurate for larger prescaler settings.

#### 20.3.3.3 Fault Handling

The fault handling system of the DTI unit allows the outputs of the DTI unit to be put in a well-defined state in case of a fault. This hardware fault handling system enables a fast reaction to faults, reducing the possibility of damage to the system.

The fault sources which trigger a fault in the DTI module are determined by the bitfields of TIMER0\_DTFC register. Any combination of the available error sources can be selected:

- PRS source 0, determined by DTPRS0FSEL in TIMER0\_DTFC
- · PRS source 1, determined by DTPRS1FSEL in TIMER0 DTFC
- Debugger
- · Core Lockup

One or two PRS channels can be used as an error source. When PRS source 0 is selected as an error source, DTPRS0FSEL determines which PRS channel is used for this source. DTPRS1FSEL determines which PRS channel is selected as PRS source 1. Note that for Core Lockup, the LOCKUPRDIS in RMU\_CTRL must be set. Otherwise this will generate a full reset of the chip.

#### 20.3.3.4 Action on Fault

When a fault occurs, the bit representing the fault source is set in TIMER0\_DTFAULT register, and the outputs from the DTI unit are set to a well-defined state. The following options are available, and can be enabled by configuring DTFACT in TIMER0\_DTFC:

- · Set outputs to inactive level
- · Clear outputs
- · Tristate outputs

With the first option enabled, the output state in case of a fault depends on the polarity settings for the individual outputs. An output set to be active high will be set low if a fault is detected, while an output set to be active low will be driven high.

When a fault occurs, the fault source(s) can be read out from TIMER0 DTFAULT register.

Additionally a fault action can also be triggered when the timer stops if DTFATS in TIMER0\_DTCTRL is set. This allows the DTI output to go to safe state programmed in DTFACT in TIMER0\_DTFC when timer stops. When DTAR and DTFATS in TIMER0\_DTCTRL are both set, DTI channel 0 keeps running even when the timer stops. This is useful when DTI channel 0 has an input coming from PRS.

#### 20.3.3.5 Exiting Fault State

When a fault is triggered by the PRS system, software intervention is required to re-enable the outputs of the DTI unit. This is done by manually clearing bits in TIMER0\_DTFAULT register. If the fault source as determined by checking TIMER0\_DEFAULT is the debugger alone, the outputs can be automatically restarted when the debugger exits. To enable automatic restart set DTDAS in TIMER0\_DCTRL. When an automatic restart occurs the DTDBGF bit in TIMER0\_DTFAULT will be automatically cleared by hardware. If any other bits in the TIMER0\_DTFAULT register are set when the hardware clears DTDBGF the DTI module will not exit the fault state.

#### 20.3.3.6 DTI Configuration Lock

To prevent software errors from making changes to the DTI configuration, a configuration lock is available. Writing any value but 0xCE80 to LOCKKEY in TIMER0\_DTLOCK results in TIMER0\_DTFC, TIMER0\_DTCTRL, TIMER0\_DTTIME and TIMER0\_ROUTE being locked from writing. To unlock the registers, write 0xCE80 to LOCKKEY in TIMER0\_DTLOCK. The value of TIMER0\_DTLOCK is 1 when the lock is active, and 0 when the registers are unlocked.

#### 20.3.4 Debug Mode

When the CPU is halted in debug mode, the timer can be configured to either continue to run or to be frozen. This is configured in DEBUGRUN in TIMERn CTRL.

#### 20.3.5 Interrupts, DMA and PRS Output

The timer has 3 different types of output events:

- · Counter Underflow
- · Counter Overflow
- Compare match or input capture (one per Compare/Capture channel)

Each of the events has its own interrupt flag. Also, there is one interrupt flag for each Compare/Capture channel which is set on buffer overflow in capture mode. Buffer overflow happens when a new capture pushes an old unread capture out of the TIMERn\_CCx\_CCV/TIMERn\_CCx\_CCVB register pair.

If the interrupt flags are set and the corresponding interrupt enable bits in TIMERn\_IEN are set high, the timer will send out an interrupt request. Each of the events will also lead to a one HFPERCLK<sub>TIMERn</sub> cycle high pulse on individual PRS outputs. Setting PRSOCNF to LEVEL in TIMERn\_CCx\_CTRL will make the compare match PRS output follow the compare match output, instead of outputting one HFPERCLK<sub>TIMERn</sub> cycle high pulse. Interrupts are cleared by setting the corresponding bit in the TIMERn\_IFC register.

Each of the events will also set a DMA request when they occur. The different DMA requests are cleared when certain acknowledge conditions are met, see Table 20.4 TIMER/WTIMER DMA Events on page 693. Events which clear the DMA requests do not clear interrupt flags. Software must still manually clear the interrupt flag if interrupts are in use.

If DMACLRACT is set in TIMERn\_CTRL, the DMA request is cleared when the triggered DMA channel is active, without having to access any timer registers. This is useful in cases where a timer event is used to trigger a DMA transfer that does not target the CCV or CCVB register.

Table 20.4. TIMER/WTIMER DMA Events

Event	Acknowledge/Clear
Underflow/Overflow	Read or write to TIMERn_CNT or TIMERn_TOPB
CC 0	Read or write to TIMERn_CC0_CCV or TIMERn_CC0_CCVB
CC 1	Read or write to TIMERn_CC1_CCV or TIMERn_CC1_CCVB
CC 2	Read or write to TIMERn_CC2_CCV or TIMERn_CC2_CCVB

#### 20.3.6 GPIO Input/Output

The TIMn\_CCx inputs/outputs and TIM0\_CDTIx outputs are accessible as alternate functions through GPIO. Each pin connection can be enabled/disabled separately by setting the corresponding CCxPEN or CDTIxPEN bits in TIMERn\_ROUTE. The LOCATION bits in the same register can be used to move all enabled pins to alternate pins. See the device data sheet for the mapping between block locations (LOC0, LOC1, etc.) and actual device pins (PA0, PA1, etc.).

## 20.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	TIMERn_CTRL	RW	Control Register
0x004	TIMERn_CMD	W1	Command Register
0x008	TIMERn_STATUS	R	Status Register
0x00C	TIMERn_IF	R	Interrupt Flag Register
0x010	TIMERn_IFS	W1	Interrupt Flag Set Register
0x014	TIMERn_IFC	(R)W1	Interrupt Flag Clear Register
0x018	TIMERn_IEN	RW	Interrupt Enable Register
0x01C	TIMERn_TOP	RWH	Counter Top Value Register
0x020	TIMERn_TOPB	RW	Counter Top Value Buffer Register
0x024	TIMERn_CNT	RWH	Counter Value Register
0x02C	TIMERn_LOCK	RWH	TIMER Configuration Lock Register
0x030	TIMERn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x034	TIMERn_ROUTELOC0	RW	I/O Routing Location Register
0x03C	TIMERn_ROUTELOC2	RW	I/O Routing Location Register
0x060	TIMERn_CC0_CTRL	RW	CC Channel Control Register
0x064	TIMERn_CC0_CCV	RWH(a)	CC Channel Value Register
0x068	TIMERn_CC0_CCVP	R	CC Channel Value Peek Register
0x06C	TIMERn_CC0_CCVB	RWH	CC Channel Buffer Register
	TIMERn_CCx_CTRL	RW	CC Channel Control Register
	TIMERn_CCx_CCV	RWH(a)	CC Channel Value Register
	TIMERn_CCx_CCVP	R	CC Channel Value Peek Register
	TIMERn_CCx_CCVB	RWH	CC Channel Buffer Register
0x090	TIMERn_CC3_CTRL	RW	CC Channel Control Register
0x094	TIMERn_CC3_CCV	RWH(a)	CC Channel Value Register
0x098	TIMERn_CC3_CCVP	R	CC Channel Value Peek Register
0x09C	TIMERn_CC3_CCVB	RWH	CC Channel Buffer Register
0x0A0	TIMERn_DTCTRL	RW	DTI Control Register
0x0A4	TIMERn_DTTIME	RW	DTI Time Control Register
0x0A8	TIMERn_DTFC	RW	DTI Fault Configuration Register
0x0AC	TIMERn_DTOGEN	RW	DTI Output Generation Enable Register
0x0B0	TIMERn_DTFAULT	R	DTI Fault Register
0x0B4	TIMERn_DTFAULTC	W1	DTI Fault Clear Register
0x0B8	TIMERn_DTLOCK	RWH	DTI Configuration Lock Register

## 20.5 Register Description

## 20.5.1 TIMERn\_CTRL - Control Register

20.3.1																														
Offset									ı					Bi	t Po	siti	on													
0x000	33	29	78	27	26	25	24	23	22	2	20	6	18	17	16	15	4	13	12	7	19	6	∞	_	9	2	4	က	7	- 0
Reset		0	0		2	OX O								3	OX O			0		2	OX OX		0 0 0	0	0	0	0	0		0x0
Access		\ N	₩ W		<u> </u>	<u> </u>								3	<u> </u>			Z.		> 0	<u> </u>		 }	₩	8	§ S	% ≷	₩ W		¥ ≷
Name		RSSCOIST			Colla									3				X2CNT I			LALLA		RISEA	DMACLRACT	DEBUGRUN	QDM	OSMEN	SYNC		MODE
		쭚	AT			Ξ								_ [	<u> </u>			×		Ĺ	<u> </u>	i	₹	۵	۵	ğ	ő	တ်		ž
Bit	Name					Res	set			Ac	ces	s	Des	crip	tion															
31:30	Reser	ved				To e		ıre (	com	npati	bilit	y wi	th fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forr	natio	n in	1.2	Coi	nven-
29	RSSC	OIS	Т			0				RV	/		Relo	oad-	Sta	rt Se	ets (	Con	npar	re O	utpı	ut I	nitia	l St	ate					
	When	set,	con	npar	e ou	tput	is s	et to	C C	DIST	val	lue a	at Re	eloa	d-St	art e	ver	nt												
28	ATI					0				RV	/	Always Track Inputs																		
	when	set, ı	mak	kes CCPOL always track the po								Prescaler Setting																		
27:24	PRES	С			0x0 RW the prescaling factor.						/		Pres	scal	er S	ettii	ng													
	These	bits	sele	ect tl	he p	resc	alin	g fa	ctor																					
	Value					Мо	de						Des	cript	ion															
	0					DIV	/1						The	HFF	PER	CLK	is ı	undi	vide	d										
	1					DIV	/2						The	HFF	PER	CLK	is	divid	led l	by 2										
	2					DIV	/4						The	HFF	PER	CLK	is	divid	led l	oy 4										
	3					DIV	/8						The	HFF	PER	CLK	is	divid	led l	by 8										
	4					DIV	/16						The	HFF	PER	CLK	is	divid	led l	oy 1	6									
	5					DIV	/32						The	HFF	PER	CLK	is	divid	led l	оу 3	2									
	6					DIV	/64						The	HFF	PER	CLK	is	divid	led l	by 6	4									
	7					DIV	/128	3					The	HFF	PER	CLK	is	divid	led l	oy 1	28									
	8						/256					The HFPERCLK is divided by 256																		
	9						/512						The							•										
	10					DIV	/102	24					The	HFF	PER	CLK	is	divid	led l	oy 1	024									
23:18	Reser	ved				To e		ure (	com	npati	bilit	y wi	th fu	ture	dev	rices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forr	natio	n in	1.2	Coi	nven-
17:16	CLKSI	EL				0x0	)			RV	/		Clo	ck S	our	ce S	ele	ct												
	These	bits	sele	ect tl	he c	lock	sou	rce	for	the t	ime	r.																		
	Value					Мо	de						Des	cript	ion															
	0 PRESCHFPERCLK						K	-	Pres	scale	ed H	FPE	RC	LK																

Bit	Name	Reset	Access	Description
	1	CC1		Compare/Capture Channel 1 Input
	2	TIMEROUF		Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer
15:14	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
13	X2CNT	0	RW	2x Count Mode
	Enable 2x count m	node		
12	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11:10	FALLA	0x0	RW	Timer Falling Input Edge Action
	These bits select t	he action taken in t	he counter	when a falling edge occurs on the input.
	Value	Mode		Description
	0	NONE		No action
	1	START		Start counter without reload
	2	STOP		Stop counter without reload
	3	RELOADSTA	RT	Reload and start counter
9:8	RISEA	0x0	RW	Timer Rising Input Edge Action
	These bits select t	he action taken in t	he counter	when a rising edge occurs on the input.
	Value	Mode		Description
	0	NONE		No action
	1	START		Start counter without reload
	2	STOP		Stop counter without reload
	3	RELOADSTA	RT	Reload and start counter
7	DMACLRACT	0	RW	DMA Request Clear on Active
		et, the DMA request be cleared without a		ed when the corresponding DMA channel is active. This enables the timer he timer.
6	DEBUGRUN	0	RW	Debug Mode Run Enable
	Set this bit to enab	ole timer to run in de	ebug mode	•
	Value			Description
	0			Timer is frozen in debug mode
	1			Timer is running in debug mode
5	QDM	0	RW	Quadrature Decoder Mode Selection
	This bit sets the m	ode for the quadrat	ure decode	er.
	Value	Mode		Description
	Value 0	Mode X2		Description  X2 mode selected

D:4	Nama	Doort	A	Description
Bit	Name	Reset	Access	Description
4	OSMEN	0	RW	One-shot Mode Enable
	Enable/disable o	ne shot mode.		
3	SYNC	0	RW	Timer Start/Stop/Reload Synchronization
	When this bit is s	set, the Timer is star	ted/stopped	I/reloaded by start/stop/reload commands in the other timers
	Value			Description
	0			Timer is not started/stopped/reloaded by other timers
	1			Timer is started/stopped/reloaded by other timers
2	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	MODE	0x0	RW	Timer Mode
				Note, when Quadrature Decoder Mode is selected (MODE = 'b11), the he Decoder Mode clock output.
	Value	Mode		Description
	0	UP		Up-count mode
	1	DOWN		Down-count mode
	2	UPDOWN		Up/down-count mode
	3	QDEC		Quadrature decoder mode

# 20.5.2 TIMERn\_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	2	4	က	2	_	0
Reset																															0	0
Access																															¥	×
Name																															STOP	START

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
1	STOP	0	W1	Stop Timer
	Set this bit to stop tir	mer		
0	START	0	W1	Start Timer
	Set this bit to start til	mer		

### 20.5.3 TIMERn\_STATUS - Status Register

26

25

24

Offset															Ві	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•			0	0	0	0			•		0	0	0	0					0	0	0	0			•	•		0	0	0
Access					22	22	22	2					2	2	22	22					~	2	22	22						R	22	22
Name					CCPOL3	CCPOL2	CCPOL1	CCPOLO					ICV3	ICV2	ICV1	ICV0					CCVBV3	CCVBV2	CCVBV1	CCVBV0						TOPBV	DIR	RUNNING

Bit	Name	Reset	Access	Description
31:28	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
27	CCPOL3	0	D	CC3 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn\_CC3\_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 3. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode		Description
0	LOWRISE		CC3 polarity low level/rising edge
1	HIGHFALL		CC3 polarity high level/falling edge
CCPOL2	0	R	CC2 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn\_CC2\_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 2. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode		Description
0	LOWRISE		CC2 polarity low level/rising edge
1	HIGHFALL		CC2 polarity high level/falling edge
CCPOL1	0	R	CC1 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn\_CC1\_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 1. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode		Description
0	LOWRISE		CC1 polarity low level/rising edge
1	HIGHFALI	L	CC1 polarity high level/falling edge
CCPOL0	0	R	CC0 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn\_CC0\_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 0. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode	Description
0	LOWRISE	CC0 polarity low level/rising edge
1	HIGHFALL	CC0 polarity high level/falling edge

Bit	Name	Reset	Access	Description
23:20	Reserved	To ensure cortions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
19	ICV3	0	R	CC3 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC3_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC3_CCV contains a valid capture value(FIFO not empty)
18	ICV2	0	R	CC2 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC2_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC2_CCV contains a valid capture value(FIFO not empty)
17	ICV1	0	R	CC1 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC1_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC1_CCV contains a valid capture value(FIFO not empty)
16	ICV0	0	R	CC0 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC0_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC0_CCV contains a valid capture value(FIFO not empty)
15:12	Reserved	To ensure cortions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
11	CCVBV3	0	R	CC3 CCVB Valid
				B_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	Value			Description
	0			TIMERn_CC3_CCVB does not contain valid data
	1			TIMERn_CC3_CCVB contains valid data which will be written to TIMERn_CC3_CCV on the next update event

	Name	Reset	Access	Description
10	CCVBV2	0	R	CC2 CCVB Valid
				2_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	Value			Description
	0			TIMERn_CC2_CCVB does not contain valid data
	1			TIMERn_CC2_CCVB contains valid data which will be written to TIMERn_CC2_CCV on the next update event
9	CCVBV1	0	R	CC1 CCVB Valid
				_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	Value			Description
	0			TIMERn_CC1_CCVB does not contain valid data
	1			TIMERn_CC1_CCVB contains valid data which will be written to TIMERn_CC1_CCV on the next update event
8	CCVBV0	0	R	CC0 CCVB Valid
				_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	TIMERn_CC0_C			
	TIMERn_CC0_C 0b00 (Off).			output compare/PWM mode and are cleared when CCMODE is written to
	TIMERn_CC0_C 0b00 (Off). Value			output compare/PWM mode and are cleared when CCMODE is written to  Description
7:3	TIMERn_CC0_C 0b00 (Off). Value	CV. These bits a	re only used in	Output compare/PWM mode and are cleared when CCMODE is written to  Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to
7:3	TIMERn_CC0_C 0b00 (Off).  Value 0 1	CV. These bits a	re only used in	Output compare/PWM mode and are cleared when CCMODE is written to  Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to  TIMERn_CC0_CCV on the next update event
	TIMERn_CC0_C 0b00 (Off).  Value 0 1  Reserved  TOPBV	To ensure tions 0 at TIMERn_TOPE	compatibility w	Output compare/PWM mode and are cleared when CCMODE is written to  Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to  TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Conven-
	TIMERn_CC0_C 0b00 (Off).  Value 0 1  Reserved  TOPBV This indicates that	To ensure tions 0 at TIMERn_TOPE	compatibility w	Output compare/PWM mode and are cleared when CCMODE is written to  Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to  TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Conven-
	TIMERn_CC0_C 0b00 (Off).  Value  0 1  Reserved  TOPBV  This indicates that when TIMERn_T	To ensure tions 0 at TIMERn_TOPE	compatibility w	Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Convention of the contains valid data which will be written to TIMERn_CC0_CCV on the next update event  TOPB Valid  d data that has not been written to TIMERn_TOP. This bit is also cleared
	TIMERn_CC0_C 0b00 (Off).  Value  0 1  Reserved  TOPBV  This indicates that when TIMERn_T  Value	To ensure tions 0 at TIMERn_TOPE	compatibility w	Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Conventory  TOPB Valid  d data that has not been written to TIMERn_TOP. This bit is also cleared  Description
	TIMERn_CC0_C 0b00 (Off).  Value  0  1  Reserved  TOPBV  This indicates the when TIMERn_T  Value  0	To ensure tions 0 at TIMERn_TOPE	compatibility w	Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Convention data that has not been written to TIMERn_TOP. This bit is also cleared  Description  TIMERn_TOPB does not contain valid data  TIMERn_TOPB contains valid data which will be written to
2	TIMERn_CC0_C 0b00 (Off).  Value  0 1  Reserved  TOPBV  This indicates that when TIMERn_T  Value  0 1	To ensure tions 0 at TIMERn_TOPE OP is written.	compatibility was R	Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Convention of the data that has not been written to TIMERn_TOP. This bit is also cleared  Description  TIMERn_TOPB does not contain valid data  TIMERn_TOPB contains valid data which will be written to TIMERn_TOP on the next update event
2	TIMERn_CC0_C 0b00 (Off).  Value  0 1  Reserved  TOPBV  This indicates the when TIMERn_T  Value  0 1  DIR	To ensure tions 0 at TIMERn_TOPE OP is written.	compatibility was R	Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Convention of the data that has not been written to TIMERn_TOP. This bit is also cleared  Description  TIMERn_TOPB does not contain valid data  TIMERn_TOPB contains valid data which will be written to TIMERn_TOP on the next update event
2	TIMERn_CC0_C 0b00 (Off).  Value  0 1  Reserved  TOPBV  This indicates that when TIMERn_T  Value  0 1  DIR  Indicates count descriptions	To ensure tions 0 at TIMERn_TOPE OP is written. 0	compatibility was R	Description  TIMERn_CC0_CCVB does not contain valid data  TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event  with future devices, always write bits to 0. More information in 1.2 Conventory  TOPB Valid  d data that has not been written to TIMERn_TOP. This bit is also cleared  Description  TIMERn_TOPB does not contain valid data  TIMERn_TOPB contains valid data which will be written to TIMERn_TOP on the next update event  Direction

Bit	Name	Reset	Access	Description
0	RUNNING	0	R	Running
	Indicates if timer is ru	nning or not.		

# 20.5.4 TIMERn\_IF - Interrupt Flag Register

Offset															Ві	it Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	ဝ	80	7	9	5	4	က	2	_	0
Reset					'	•			•	•		•			'	'			1		0	0	0	0	0	0	0	0		0	0	0
Access																					~	œ	<u>~</u>	œ	<u>~</u>	<u>~</u>	22	22		<u>~</u>	22	~
Name																					ICBOF3	ICBOF2	ICB0F1	ICBOF0	CC3	CC2	CC1	000		DIRCHG	٦.	OF

Name	Reset	Access	Description
Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
ICBOF3	0	R	CC Channel 3 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC3_CCVB.
ICBOF2	0	R	CC Channel 2 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC2_CCVB.
ICBOF1	0	R	CC Channel 1 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC1_CCVB.
ICBOF0	0	R	CC Channel 0 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC0_CCVB.
CC3	0	R	CC Channel 3 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 3.
CC2	0	R	CC Channel 2 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 2.
CC1	0	R	CC Channel 1 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 1.
CC0	0	R	CC Channel 0 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 0.
Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
DIRCHG	0	R	Direction Change Detect Interrupt Flag
This bit is set when c	ount direction ch	nanges. Se	t only in Quadrature Decoder mode
UF	0	R	Underflow Interrupt Flag
This bit indicates that	t there has been	an underfl	ow.
OF	0	R	Overflow Interrupt Flag
This bit indicates that	t there has been	an overflo	w.
	Reserved  ICBOF3 This bit indicates that ICBOF2 This bit indicates that ICBOF1 This bit indicates that ICBOF0 This bit indic	Reserved  To ensure contions  ICBOF3  This bit indicates that a new capture of the continuous continuous capture of the captur	Reserved  To ensure compatibility of tions  ICBOF3  0  R  This bit indicates that a new capture value has provided in the prov

## 20.5.5 TIMERn\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset			•		•	•	•	•									•			•	0	0	0	0	0	0	0	0		0	0	0
Access																					W1	W1	W1	W1	W1	W1	W1	W1		W1	W1	W1
Name																					ICBOF3	ICB0F2	ICB0F1	ICBOF0	CC3	CC2	CC1	000		DIRCHG	J.	OF

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	ICBOF3	0	W1	Set ICBOF3 Interrupt Flag
	Write 1 to set the	ICBOF3 interrupt	t flag	
10	ICBOF2	0	W1	Set ICBOF2 Interrupt Flag
	Write 1 to set the	ICBOF2 interrupt	t flag	
9	ICBOF1	0	W1	Set ICBOF1 Interrupt Flag
	Write 1 to set the	ICBOF1 interrupt	t flag	
8	ICBOF0	0	W1	Set ICBOF0 Interrupt Flag
	Write 1 to set the	ICBOF0 interrupt	t flag	
7	CC3	0	W1	Set CC3 Interrupt Flag
	Write 1 to set the	CC3 interrupt flag	g	
6	CC2	0	W1	Set CC2 Interrupt Flag
	Write 1 to set the	CC2 interrupt flag	g	
5	CC1	0	W1	Set CC1 Interrupt Flag
	Write 1 to set the	CC1 interrupt flag	g	
4	CC0	0	W1	Set CC0 Interrupt Flag
	Write 1 to set the	CC0 interrupt flag	g	
3	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	DIRCHG	0	W1	Set DIRCHG Interrupt Flag
	Write 1 to set the	DIRCHG interrup	ot flag	
1	UF	0	W1	Set UF Interrupt Flag
	Write 1 to set the	UF interrupt flag		
0	OF	0	W1	Set OF Interrupt Flag
	Write 1 to set the	OF interrupt flag		

## 20.5.6 TIMERn\_IFC - Interrupt Flag Clear Register

Offset										Bi	t Po	sitio	n														
0x014	30 29	28	26	25 24	23	22	20	19	2 8	17	16	15	14	13	12	1	10	6	8	7	9	5	4	3	2	_	0
Reset		'		,	'	'	'		'							0	0	0	0	0	0	0	0		0	0	c
Access																(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1		(R)W1	(R)W1	(R)W1
Name																ICBOF3	ICBOF2	ICBOF1	ICBOF0	CC3	CC2	CC1	000		DIRCHG	UF	O.E.
Bit	Name			Reset		,	Acces	ss	Des	crip	tion																
31:12	Reserved			To ens tions	sure (	comp	atibilit	'y w	rith fu	ture	devi	ces,	alv	vays	wri	e bi	its to	o 0.	Мог	re in	forn	natio	on in	1.2	Col	nvei	7-
11	ICBOF3		(	0		(	R)W1		Clea	ar IC	ВОР	3 In	ter	rupt	Fla	g											
	Urite 1 to clear the ICBOF3 interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flag (This feature must be enabled globally in MSC.).  ICBOF2 0 (R)W1 Clear ICBOF2 Interrupt Flag  Write 1 to clear the ICBOF2 interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flag														s												
10	ICBOF2		(	0		(	R)W1		Clea	ar IC	BOF	2 In	ter	rupt	Fla	g											
	Write 1 to c (This featur								ng ret	turns	s the	valu	e o	f the	: IF	and	cle	ars 1	the o	corr	espo	ondi	ng ir	nterr	rupt	flag	s
9	ICBOF1		(	0		(	R)W1		Clea	ar IC	ВОР	1 In	ter	rupt	Fla	g											
	Write 1 to c (This featur								ng ret	turns	s the	valu	e o	f the	: IF	and	cle	ars t	the o	corr	espo	ondi	ng ir	nterr	rupt	flag	S
8	ICBOF0		(	0		(	R)W1		Clea	ar IC	ВОР	0 In	ter	rupt	Fla	g											
	Write 1 to c (This featur								ng ret	turns	s the	valu	e o	f the	· IF	and	cle	ars t	the o	corr	espo	ondi	ng ir	nterr	rupt	flag	S
7	CC3		(	0		(	R)W1		Clea	ar C	C3 Ir	terr	upt	t Fla	g												
	Write 1 to c feature mus							ng r	eturn	s the	e val	ue of	the	e IF	and	clea	ars '	the	corr	esp	ondi	ing i	nter	rupt	flag	s (T	his
6	CC2		(	0		(	R)W1		Clea	ar C	C2 Ir	terr	upt	t Fla	g												
	Write 1 to c feature mus							ng r	eturn	s the	e val	ue of	the	e IF	and	clea	ars '	the	corr	esp	ondi	ing i	nter	rupt	flag	s (T	his
5	CC1		(	0		(	R)W1		Clea	ar C	C1 Ir	terr	upt	Fla	g												
	Write 1 to c feature mus							ng r	eturn	s the	e val	ue of	the	e IF	and	clea	ars :	the	corr	esp	ondi	ing i	nter	rupt	flag	s (T	his
4	CC0		(	0		(	R)W1		Clea	ar C	C0 Ir	terr	upt	: Fla	g												
	Write 1 to c feature mus							ng r	eturn	s the	e val	ue of	the	e IF	and	clea	ars	the	corr	esp	ondi	ing i	nter	rupt	flag	s (T	his
3	Reserved			To ens	sure (	comp	atibilit	'y w	ith fu	ture	devi	ces,	alи	vays	wri	e bi	its to	o 0.	Мог	re in	forn	natio	n in	1.2	Col	nver	า-

Write 1 to clear the DIRCHG interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).

**Clear DIRCHG Interrupt Flag** 

**DIRCHG** 

2

tions

(R)W1

Bit	Name	Reset	Access	Description
1	UF	0	(R)W1	Clear UF Interrupt Flag
		he UF interrupt flag enabled globally in		eturns the value of the IF and clears the corresponding interrupt flags (This
0	OF	0	(R)W1	Clear OF Interrupt Flag
		he OF interrupt fla enabled globally in		eturns the value of the IF and clears the corresponding interrupt flags (This

## 20.5.7 TIMERn\_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•	•												•					0	0	0	0	0	0	0	0		0	0	0
Access																					R≷	RW W	R	₽	RW	₽	₽	₽		RW	₽	RW
Name																					ICB0F3	ICBOF2	ICB0F1	ICBOF0	CC3	CC2	CC1	CCO		DIRCHG	JU	OF

Name	Reset	Access	Description
Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
ICBOF3	0	RW	ICBOF3 Interrupt Enable
Enable/disable the IC	BOF3 interrupt		
ICBOF2	0	RW	ICBOF2 Interrupt Enable
Enable/disable the IC	BOF2 interrupt		
ICBOF1	0	RW	ICBOF1 Interrupt Enable
Enable/disable the IC	BOF1 interrupt		
ICBOF0	0	RW	ICBOF0 Interrupt Enable
Enable/disable the IC	BOF0 interrupt		
CC3	0	RW	CC3 Interrupt Enable
Enable/disable the Co	C3 interrupt		
CC2	0	RW	CC2 Interrupt Enable
Enable/disable the Co	C2 interrupt		
CC1	0	RW	CC1 Interrupt Enable
Enable/disable the Co	C1 interrupt		
CC0	0	RW	CC0 Interrupt Enable
Enable/disable the Co	C0 interrupt		
Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
DIRCHG	0	RW	DIRCHG Interrupt Enable
Enable/disable the DI	RCHG interrupt		
UF	0	RW	UF Interrupt Enable
Enable/disable the UI	F interrupt		
OF	0	RW	OF Interrupt Enable
Enable/disable the Ol	F interrupt		
	Reserved  ICBOF3 Enable/disable the ICI ICBOF2 Enable/disable the ICI ICBOF1 Enable/disable the ICI ICBOF0 Enable/disable the ICI CC3 Enable/disable the CCI CC1 Enable/disable the CCI CC1 Enable/disable the CCI CC0 Enable/disable the CCI CC0 Enable/disable the CCI CC0 Enable/disable the CCI CCO Enable/disable the CCI	Reserved To ensure contions  ICBOF3 0 Enable/disable the ICBOF3 interrupt ICBOF2 0 Enable/disable the ICBOF2 interrupt ICBOF1 0 Enable/disable the ICBOF1 interrupt ICBOF0 0 Enable/disable the ICBOF0 interrupt CC3 0 Enable/disable the CC3 interrupt CC2 0 Enable/disable the CC2 interrupt CC1 0 Enable/disable the CC1 interrupt CC0 0 Enable/disable the CC1 interrupt CC0 CO Enable/disable the CC0 interrupt CC0 Enable/disable the CC1 interrupt CC0 Enable/disable the CC1 interrupt CC0 Enable/disable the CC1 interrupt CC0 Enable/disable the CC1 interrupt CC0 Enable/disable the CC1 interrupt CC0 Enable/disable the CC1 interrupt CC1 Enable/disable the CC1 interrupt CC1 Enable/disable the CC1 interrupt	Reserved  To ensure compatibility of tions  ICBOF3  0  RW  Enable/disable the ICBOF3 interrupt  ICBOF2  0  RW  Enable/disable the ICBOF2 interrupt  ICBOF1  0  RW  Enable/disable the ICBOF1 interrupt  ICBOF0  0  RW  Enable/disable the ICBOF0 interrupt  CC3  0  RW  Enable/disable the CC3 interrupt  CC2  0  RW  Enable/disable the CC2 interrupt  CC1  0  RW  Enable/disable the CC1 interrupt  CC0  0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the CC1 interrupt  CC0  RW  Enable/disable the UC1 interrupt  CC0  RW  Enable/disable the DIRCHG interrupt  CC1  CC1  CC2  CC2  CC3  CC3  CC4  CC4  CC5  CC5  CC5  CC6  CC7  CC7  CC7  CC7

## 20.5.8 TIMERn\_TOP - Counter Top Value Register

Offset															Bi	t Pc	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset	0x0000FFFF																															
Access																	[ } }															
Name																Ç	2															

Bit	Name	Reset	Access	Description
31:0	TOP	0x0000FFFF	RWH	Counter Top Value
	These bits hold the To	OP value for the	counter.	

# 20.5.9 TIMERn\_TOPB - Counter Top Value Buffer Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																0000000	000000000000000000000000000000000000000															
Access																2	2															
Name																0001	a L O															

Bit	Name	Reset	Access	Description
31:0	TOPB	0x00000000	RW	Counter Top Value Buffer
	These bits hold the TO	OP buffer value.		

## 20.5.10 TIMERn\_CNT - Counter Value Register

Offset											Bit	Posi	tion														
0x024	33	29	27	26	24	23	22	20	19	18	17	16	5 4	. 6.	5 5	1 =	9	6	∞	7	9	5	4	က	2	_	0
Reset												0x000000x0															
Access												RWH															
Name												CNT															
Bit	Name			Re	eset		Α	cces	s D	Desc	cript	ion															
31:0	CNT			0x	0000	0000	) R'	WH	C	Cou	nter	Valu	9														
	These	bits ho	ld the	counte	er val	lue.																					

## 20.5.11 TIMERn\_LOCK - TIMER Configuration Lock Register

Offset															Bit	t Po	sitio	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	2	_	0
Reset																						•		0	nnnnxn		•					
Access																									I M Y							
Name																									IIMERLOCKKEY							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	TIMERLOCKKEY	0x0000	RWH	Timer Lock Key

Write any other value than the unlock code to lock TIMERn\_CTRL, TIMERn\_CMD, TIMERn\_TOP, TIMERn\_CNT, TIMERn\_CCx\_CTRL and TIMERn\_CCx\_CCV from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Read Operation		
UNLOCKED 0		TIMER registers are unlocked
LOCKED 1		TIMER registers are locked
Write Operation		
LOCK 0		Lock TIMER registers
UNLOCK 0x	xCE80	Unlock TIMER registers

# 20.5.12 TIMERn\_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset																						0	0	0					0	0	0	0
Access																						W.	ΑM	₽					₽	RW	S.	ZW W
Name																						CDTI2PEN	CDTI1PEN	CDTIOPEN					CC3PEN	CC2PEN	CC1PEN	CCOPEN

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	CDTI2PEN	0	RW	CC Channel 2 Complementary Dead-Time Insertion Pin Enable
	Enable/disable CC c	hannel 2 comple	mentary de	ead-time insertion output connection to pin.
9	CDTI1PEN	0	RW	CC Channel 1 Complementary Dead-Time Insertion Pin Enable
	Enable/disable CC c	hannel 1 comple	mentary de	ead-time insertion output connection to pin.
8	CDTI0PEN	0	RW	CC Channel 0 Complementary Dead-Time Insertion Pin Enable
	Enable/disable CC c	hannel 0 comple	mentary de	ead-time insertion output connection to pin.
7:4	Reserved	To ensure col	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	CC3PEN	0	RW	CC Channel 3 Pin Enable
	Enable/disable CC c	hannel 3 output/	input conne	ection to pin.
2	CC2PEN	0	RW	CC Channel 2 Pin Enable
	Enable/disable CC c	hannel 2 output/	input conne	ection to pin.
1	CC1PEN	0	RW	CC Channel 1 Pin Enable
	Enable/disable CC c	hannel 1 output/	input conne	ection to pin.
0	CC0PEN	0	RW	CC Channel 0 Pin Enable
	Enable/disable CC C	channel 0 output	input conn	ection to pin.

# 20.5.13 TIMERn\_ROUTELOC0 - I/O Routing Location Register

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	စ	∞	7	9	5	4	က	7	_	0
Reset	00×0 00×0 ×0 ×0 ×0 ×0 ×0 ×0 ×0 ×0 ×0 ×0																															
Access					<u>}</u>	<u>}</u>							2	<u>}</u>							2	2							8			
Name					70 877	CCSEOC								CCZEOC							5								COLOC	)		

Name		ОСЗГО				CCZLO		CC1LO		CCOFO							
Bit	Name		Reset		Access	Description											
31:30	Reserv	red	To ensu	ure com	patibility v	vith future dev	ices, alv	ways write bits to 0. Moi	re inform	nation in 1.2 Conven-							
29:24	CC3LC	C	0x00		RW	I/O Location	า										
	Decide	s the location of	of the CC	3 pin.													
	Value		Mode			Description											
	0		LOC0			Location 0											
	1		LOC1			Location 1											
	2		LOC2			Location 2											
	3		LOC3			Location 3											
	4		LOC4			Location 4											
	5		LOC5			Location 5											
	6		LOC6			Location 6											
	7		LOC7			Location 7											
	8		LOC8			Location 8											
	9		LOC9			Location 9											
	10		LOC10			Location 10											
	11		LOC11			Location 11											
	12		LOC12			Location 12											
	13		LOC13			Location 13											
	14		LOC14			Location 14											
	15		LOC15			Location 15											
	16		LOC16			Location 16											
	17		LOC17			Location 17											
	18		LOC18			Location 18											
	19		LOC19			Location 19											
	20		LOC20			Location 20											
	21		LOC21			Location 21											
	22		LOC22			Location 22											

Bit	Name	Reset Acces	ss Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
23:22	Reserved	To ensure compatibilitions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	CC2LOC	0x00 RW	I/O Location
	Decides the locatio	n of the CC2 pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset Acc	ess Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
15:14	Reserved	To ensure compatib	oility with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	CC1LOC	0x00 RW	I/O Location
	Decides the location	of the CC1 pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
7:6	Reserved	To ensure com	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CC0LOC	0x00	RW	I/O Location
	Decides the location of	of the CC0 pin.		
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
	8	LOC8		Location 8
	9	LOC9		Location 9
	10	LOC10		Location 10
	11	LOC11		Location 11
	12	LOC12		Location 12
	13	LOC13		Location 13
	14	LOC14		Location 14
	15	LOC15		Location 15
	16	LOC16		Location 16
	17	LOC17		Location 17
	18	LOC18		Location 18
	19	LOC19		Location 19
	20	LOC20		Location 20
	21	LOC21		Location 21
	22	LOC22		Location 22

t	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

## 20.5.14 TIMERn\_ROUTELOC2 - I/O Routing Location Register

Offset															Bi	t Po	siti	on														
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset											00×0							0000								0000						
Access											RW								RW							RW						
Name													F	CDIIZEOC							70 F1	CDIIICOC							0 1	CD II0FOC		

Bit	Name	Reset	Access	Description
31:22	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	CDTI2LOC	0x00	RW	I/O Location

Decides the location of the CDTI2 pin.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22

Bit	Name	Reset A	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
15:14	Reserved	To ensure compa	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
13:8	CDTI1LOC	0x00 F	RW.	I/O Location
	Decides the location of	of the CDTI1 pin.		
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
	8	LOC8		Location 8
	9	LOC9		Location 9
	10	LOC10		Location 10
	11	LOC11		Location 11
	12	LOC12		Location 12
	13	LOC13		Location 13
	14	LOC14		Location 14
	15	LOC15		Location 15
	16	LOC16		Location 16
	17	LOC17		Location 17
	18	LOC18		Location 18
	19	LOC19		Location 19
	20	LOC20		Location 20
	21	LOC21		Location 21
	22	LOC22		Location 22

Bit	Name	Reset Access	s Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CDTI0LOC	0x00 RW	I/O Location
	Decides the locati	on of the CDTI0 pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

t	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

20.5.15	ГІМЕ	ERn <sub>.</sub>	_cc	x_C	TR	L - (	cc c	Char	nnel	Со	ntro	l Re	gis	ter																		
Offset															Bi	t Pc	sitio	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	- 0	>
Reset		0	0	0	3	OXO	2	OXO						2	OXO				0	OXO	2	OXO	0,70	OXO				0		0	0x0	
Access		₩ M	₩	Z.	2	<u>}</u>	2	<u>}</u>						2	Ž				20	Ž	20	Ž	2	<u>}</u>				M		₩	W.	
Name		FILT	INSEL	PRSCONF		ICEVC I	L	וכב ה ה ה							T NOOF				NO III		V C II C C			<b>₹</b>				COIST		OUTINV	MODE	
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
31	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions																															

				<u></u>			0					
Bit	Name	Reset	Access	Description	1							
31	Reserved	To ensure contions	npatibility v	vith future dev	vices, al	ways wr	ite bits i	to 0. Ma	re informa	tion in 1.	.2 Con	ven-
30	FILT	0	RW	Digital Filte	r							
	Enable digital filter.											
	Value	Mode		Description								
	0	DISABLE		Digital filter	disable	t						
	1	ENABLE		Digital filter	enabled	l						
29	INSEL	0	RW	Input Selec	tion							
	Select Compare/Capt	ure channel inp	ut.									
	Value	Mode		Description								
	0	PIN		TIMERnCC	x pin is	selected						
	1	PRS		PRS input (	selected	by PRS	SSEL) is	selecte	ed			
28	PRSCONF	0	RW	PRS Config	guration	1						
	Select PRS pulse or le	evel.										
	Value	Mode		Description								
	0	PULSE		Each CC ev	ent will	generat	e a one	HFPER	CLK cycle	high pu	lse	
	1	LEVEL		The PRS ch	nannel w	ill follow	/ CC ou	t				
27:26	ICEVCTRL	0x0	RW	Input Captu	ıre Eve	nt Cont	rol					
	These bits control who every capture.	en a Compare/C	Capture PR	S output puls	e and ir	iterrupt 1	flag is so	et. DMA	request ho	owever i	s set o	on
	Value	Mode		Description								
	0	EVERYEDGE		PRS output	pulse a	nd interi	upt flag	set on	every capt	ure		
	1	EVERYSECO	NDEDGE	PRS output	pulse a	nd inter	upt flag	set on	every seco	nd capt	ure	
	2	RISING		PRS output = BOTH)	pulse a	nd inter	rupt flag	set on	rising edge	only (if	ICED	GE
	3	FALLING		PRS output = BOTH)	pulse a	nd interi	rupt flag	set on	falling edge	e only (if	f ICED	GE ——

Bit	Name	Reset A	Access	Description
25:24	ICEDGE	0x0 F	RW	Input Capture Edge Select
	These bits control w	hich edges the edge	e detecto	or triggers on. The output is used for input capture and external clock input.
	Value	Mode		Description
	0	RISING		Rising edges detected
	1	FALLING		Falling edges detected
	2	вотн		Both edges detected
	3	NONE		No edge detection, signal is left as it is
23:20	Reserved	To ensure compa	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
19:16	PRSSEL	0x0 F	RW.	Compare/Capture Channel PRS Input Channel Selection
	Select PRS input ch	annel for Compare/0	Capture	channel.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
15:14	Reserved	To ensure compa	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
13:12	CUFOA	0x0 F	RW	Counter Underflow Output Action
	Select output action	on counter underflo	W.	
	Value	Mode		Description
	0	NONE		No action on counter underflow
	1	TOGGLE		Toggle output on counter underflow
	2	CLEAR		Clear output on counter underflow
	3	SET		Set output on counter underflow
11:10	COFOA	0x0 F	RW	Counter Overflow Output Action
	Select output action	on counter overflow	<i>I</i> .	
	Value	Mode		Description

Bit	Name	Reset	Access	Description
	0	NONE		No action on counter overflow
	1	TOGGLE		Toggle output on counter overflow
	2	CLEAR		Clear output on counter overflow
	3	SET		Set output on counter overflow
9:8	CMOA	0x0	RW	Compare Match Output Action
	Select output act	tion on compare matc	ch.	
	Value	Mode		Description
	0	NONE		No action on compare match
	1	TOGGLE		Toggle output on compare match
	2	CLEAR		Clear output on compare match
	3	SET		Set output on compare match
7:5	Reserved	To ensure com tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:5	Reserved COIST		npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven- Compare Output Initial State
	COIST  This bit is only u high when the co	0 sed in Output Compa	RW are and PV nen countir	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit
	COIST  This bit is only u high when the co	tions  0 sed in Output Compa punter is disabled. Wh utput will be cleared w	RW are and PV nen countir when the co	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit
4	COIST  This bit is only u high when the cois cleared, the ou	tions  0 sed in Output Compa punter is disabled. Wh utput will be cleared w  To ensure com	RW are and PV nen countir when the co	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit bunter is disabled.
3	COIST  This bit is only u high when the cois cleared, the or Reserved  OUTINV	tions 0 sed in Output Compacturer is disabled. Whatput will be cleared water to ensure compacturers 0	RW are and PV nen counting when the country patibility v  RW	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit bunter is disabled.  vith future devices, always write bits to 0. More information in 1.2 Conven-
3	COIST  This bit is only u high when the cois cleared, the or Reserved  OUTINV	tions 0 sed in Output Compacturer is disabled. Whatput will be cleared water to ensure compacturers 0	RW are and PV nen counting when the country patibility v  RW	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled.  vith future devices, always write bits to 0. More information in 1.2 Conventional Convention In 1.2 Conventional Convention
3 2	COIST  This bit is only us high when the cois cleared, the out reserved  OUTINV  Setting this bit in MODE	tions 0 sed in Output Compacturer is disabled. Whatput will be cleared water to ensure contions 0 verts the output from	RW are and PV nen counting when the co- mpatibility was RW the CC ch	Compare Output Initial State  WM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled.  With future devices, always write bits to 0. More information in 1.2 Conventional Compare (Output Invertance)  Output Invertance (Output compare, PWM).
3 2	COIST  This bit is only us high when the cois cleared, the out reserved  OUTINV  Setting this bit in MODE	tions 0 sed in Output Compacturer is disabled. Whatput will be cleared was to ensure compacture to the compacture of the	RW are and PV nen counting when the co- mpatibility was RW the CC ch	Compare Output Initial State  WM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled.  With future devices, always write bits to 0. More information in 1.2 Conventional Compare (Output Invertance)  Output Invertance (Output compare, PWM).
3 2	COIST  This bit is only u high when the cois cleared, the or Reserved  OUTINV  Setting this bit in MODE  These bits selections	tions  0 sed in Output Compacturer is disabled. Whatput will be cleared water to ensure contions  0 verts the output from  0x0 t the mode for Compacturer.	RW are and PV nen counting when the co- mpatibility was RW the CC ch	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled.  vith future devices, always write bits to 0. More information in 1.2 Conventional Invertable (Output compare, PWM).  CC Channel Mode  e channel.
3 2	COIST This bit is only us high when the cois cleared, the out of the cois cleared and the cois cleared. These bits selective to the cois cleared are considered.  OUTINV Setting this bit in the cois cleared are considered. These bits selective to the cois considered are considered.	tions 0 sed in Output Compactor of the second of the secon	RW  are and PV nen counting when the counting when the counting when the counting when the counting when the counting RW the CC ch RW are/Capture	Compare Output Initial State  VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled.  vith future devices, always write bits to 0. More information in 1.2 Conventional Invertance (Output compare, PWM).  CC Channel Mode  e channel.  Description
3 2	COIST This bit is only us high when the cois cleared, the out reserved  OUTINV Setting this bit in MODE These bits selective  Value  0	tions  0 sed in Output Compacturer is disabled. Whatput will be cleared water to ensure contions  0 verts the output from  0x0 t the mode for Compacture C	RW  are and PV nen counting when the counting wh	Compare Output Initial State  WM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled.  With future devices, always write bits to 0. More information in 1.2 Conventional Invertance (Output compare, PWM).  CC Channel Mode  e channel.  Description  Compare/Capture channel turned off

### 20.5.16 TIMERn\_CCx\_CCV - CC Channel Value Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset	00000000000000000000000000000000000000																															
Access																	[ } }															
Name																2	<u>}</u>															

Bit	Name	Reset	Access	Description
31:0	CCV	0x00000000	RWH	CC Channel Value

In input capture mode, this field holds the first unread capture value. When reading this register in input capture mode, the contents of the TIMERn\_CCx\_CCVB register will be written to TIMERn\_CCx\_CCV in the next cycle. In compare mode, this fields holds the compare value.

### 20.5.17 TIMERn\_CCx\_CCVP - CC Channel Value Peek Register

Offset	Bit Position														
0x068	31 31 32 33 33 33 34 35 36 36 36 36 36 36 36 36 36 36 36 36 36														
Reset	000000000000000000000000000000000000000														
Access	<b>~</b>														
Name	CCVP														

Bit	Name	Reset	Access	Description
31:0	CCVP	0x00000000	R	CC Channel Value Peek

This field is used to read the CC value without pulling data through the FIFO in capture mode.

### 20.5.18 TIMERn\_CCx\_CCVB - CC Channel Buffer Register

Offset															Bi	t Po	siti	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset	00000000000000000000000000000000000000																															
Access																																
Name																	2															

Bit	Name	Reset	Access	Description
31:0	CCVB	0x00000000	RWH	CC Channel Value Buffer

In Input Capture mode, this field holds the last capture value if the TIMERn\_CCx\_CCV register already contains an earlier unread capture value. In Output Compare or PWM mode, this field holds the CC buffer value which will be written to TIMERn\_CCx\_CCV on an update event if TIMERn\_CCx\_CCVB contains valid data.

Offset														Bi	it Po	ositi	ion														
0x0A0	33	S 83	28	27	56	25	24	23	22	21	70	19	2 8	17	16	15	4	13	12	7	10	<b>о</b>	8	7	9	2	4	က	7	_	c
Reset							0						'				•				0	0			0x0			0	0	0	c
Access							Z.														RW	¥ M			Z K			S S	Z N	S S	20
Name							DTPRSEN														DTFATS	DTAR			DTPRSSEL			DTCINV	DTIPOL	DTDAS	NTEN
Bit	Nam	ne				Re	set			Ac	ces	s	Des	crip	tior	n															
31:25	Res	erved				To tior		ure (	com	pati	bility	y w	ith fu	ture	de	vices	s, alı	way	s wr	ite b	its to	0.	Mor	e inf	orma	atior	n in '	1.2	Cor	iver	7-
24	DTPRSEN 0 RW DTI PRS Source Enable																														
	Enable/disable PRS as DTI input.  Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-																														
23:11	Res	erved						ure (	com	pati	bility	y w	∕ith fu	ture	de	vices	s, alı	way	s wr	ite b	its to	0.	Mor	e inf	orma	atior	n in '	1.2	Cor	iver	7-
10	DTC	tions																													
10	DTFATS 0 RW DTI Fault Action on Timer Stop  When Timer stops, DTI block outputs go to safe state as programmed in DTFA field of TIMERn_DTFC register. However, when DTAR is also set, DTAR having higher priority allows channel 0 to output the incoming PRS input while the other																														
10	Whe	n Tim	AR is	also	o se	l blo				go to	o sa		state	as p	orog	ıram	med	d in l	OTF.	A fie	Id of										
	Whe	en Tim n DTA nnels	AR is	also	o se	l blo				go to	o sa her		state	as p	orog ws c	jram chan	med	d in l	OTF.	A fie	Id of										
	Whe when char DTA	en Tim n DTA nnels	AR is go to	also safe	o se e sta for D	I bloate.	TAR	hav	ving 0. I	go to hig RV	o sa her V	prio	state ority <b>DTI</b> TI ch	as pallov  Alw  anne	orog ws o vays	ram chan <b>Ru</b> to I	imed inel in	d in I 0 to	OTF. out	A fie	eld of the i	nco	ming	g PR	RS in	put	whiled. T	e th	is u	the	r <del></del>
9	Whe when char DTA This when ue in	en Tim n DTA nnels ( R is us n its ir	ed on RES	also safe	o se e sta for D	I blo et, D ate. 0 OTI o	char RS. I	nnel How	0. I	go to hig RV t All	o sa her V ows ere t	prio s D <sup>-</sup> the	state ority <b>DTI</b> TI ch	as pallov  Alw  annovideo	vays el 0	ram chan Ru to I	imed inel in keep	d in I 0 to rur _K is	OTF, out nning alw	A fie put	en w	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9 8 7:4	When when char DTA This when ue in Research	en Tim n DTA nnels ( R is us n its in	ed on RES	also safe	o se e sta for D	I bloate, Date.  0  OTI of s PF	chan RS. I	nnel How	0. I	go to hig RV t All	o sa her V ows ere t	prio s D <sup>-</sup> the	state ority <b>DTI</b> TI ch undi	Alw annovided	rays el 0 d H	ram chan Ru to I FPE	imed in keep ERCL	d in I 0 to rur K is	out out nning alw	A fie put	eld of the i	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	Whe when char DTA This when ue in Research	en Timn DTAnnels (Ris us in its in DTP	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	ODTI cos PF	char RS. I	nnel How	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI che undivith fu	as pallov  Alw  annovideo  ture	el 0 dev	ram chan Ru to I FPE	imed in keep ERCL	d in I 0 to rur K is	out out nning alw	A fie put	eld of the i	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	Whe when char DTA This when ue in Research	en Timen DTA nnels ( R is us its im DTP erved erses	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	ODTI cos PF	thar char RS. I enso	nnel How	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI che undivith fu	as pallov  Alw annovided  ture  PRS	ws covays el 0 d H	ram chan Ru to to t FPE	imed in keep ERCL	d in I 0 to rur K is	out out nning alw	A fie put	eld of the i	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	Whe when char DTA This when ue in Research	en Timen DTA nnels ( R is us its im DTP erved erses	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	To tion  Oxcomme	thar char RS. I enso	nnel How ure	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI che undivith fu	as pallow  Alw annovided  ture  PRS eten	orogws of ays el 0 de H	Ru to I to I FPE	nmed nnel nnel ekeep eRCL	d in l 0 to o rur K is	out out nning alw	A fice put	en w	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	Whe when char DTA This when ue ir Research	en Timen DTA nnels ( R is us its im DTP erved erses	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	To tion  OXC  anne  Mo  PR	charress. I	nnel How ure	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI ch undivith fu  DTI DTI DTI DTI DES	Alw annovided ture PRS	ws of a second of the second o	Ru to to FPE	nnel nn keeppERCL ss, aln sele	d in l 0 to rur K is	OTF. out	A fice put	en wuse	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	When when char DTA This when ue in Research DTP Selection Value 0	en Timen DTA nnels ( R is us its im DTP erved erses	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	To tion  OCC  Mo  PR	char RS. I enso o bel co de SCF	have have have have have have have have	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI ch undir  DTI  DTI  DTI  PRS	as pallov  Alw annovided  PRS sten cript 6 Ch	el 0 de H	Ru to be FPE	imed in in keep ERCL s, ali	d in I o to o rur Frank is	out out	A fice put	en wuse	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	Whe when char DTA This when ue ir Resolution DTP Selection Value 0	en Timen DTA nnels ( R is us its im DTP erved erses	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	To tion  OXC  anne  PR  PR	thar charres of the control of the c	havennel Howell	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI ch undir with fu  DTI Des PRS	as pallov  Alw annovided  ture  PRS sten cript 6 Ch 6 Ch	ws converse of the converse of	Ru to he FPE	imed in keep ERCL s, all sele sele	d in I of to or rur  K is way.  han	out out out out out out out out out out	A fice put	en wuse	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-
9	When when char DTA This when ue ir Resorver DTP Selee Value 0 1 2	en Timen DTA nnels ( R is us its im DTP erved erses	ed or nput :	also safe nly f sour C.	o se e sta for E rce i	To blood to	charress of the cool of the co	have have have have have have have have	0. I	RV t All r, he	o sa her V ows ere t	pride D's D'the	DTI TI ch undir with fu  DTI DES PRS PRS	as pallov  Alw annovide  ture  PRS Sch GCh	el 0 dev to.	rammuchan  to I to I feel 0  nel 0  nel 1  nel 2  nel 3	sele sele	o rurr o contact o rurr o contact o rurrr o contact o rurrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr	out out out anning alw s wr nel:	A fice put	en w use	her d re	ming n tim gard	ner is	s sto	put ppe he p	whiled. Torogo	his ram	is u	isef	r iul al-

PRS Channel 6 selected as input

PRS Channel 7 selected as input

PRS Channel 8 selected as input

PRS Channel 9 selected as input

PRS Channel 10 selected as input

PRS Channel 11 selected as input

PRSCH6

PRSCH7

PRSCH8

PRSCH9

PRSCH10

PRSCH11

6

7

8

9

10

11

Bit	Name	Reset	Access	Description
3	DTCINV	0	RW	DTI Complementary Output Invert
	Set to invert complem	entary outputs.		
2	DTIPOL	0	RW	DTI Inactive Polarity
	Set inactive polarity for	or outputs.		
1	DTDAS	0	RW	DTI Automatic Start-up Functionality
	Configure DTI restart	on debugger ex	it.	
	Value	Mode		Description
	0	NORESTART		No DTI restart on debugger exit
	1	RESTART		DTI restart on debugger exit
0	DTEN	0	RW	DTI Enable
	Enable/disable DTI.			

# 20.5.20 TIMERn\_DTTIME - DTI Time Control Register

Offset			Bit Position	n
0x0A4	30 33 33 34 25 29 29 29 24 25 24 25 24 25 25 25 25 25 25 25 25 25 25 25 25 25	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		4 ε ε ε ε ε ε ε ε ε ε ε ε ε ε ε ε ε ε ε
Reset			00×00	00000
Access			₩ W	W
Name			DTFALLT	DTRISET
			DIF	TTO TTO
Bit	Name	Reset Access	Description	
31:22	Reserved	To ensure compatibility tions	with future devices,	always write bits to 0. More information in 1.2 Conven
21:16	DTFALLT	0x00 RW	DTI Fall-time	
	Set time span for the	falling edge.		
	Value		Description	
	DTFALLT		Fall time of DTFA	ALLT+1 prescaled HFPERCLK cycles
15:14	Reserved	To ensure compatibility tions	with future devices,	always write bits to 0. More information in 1.2 Conven
13:8	DTRISET	0x00 RW	DTI Rise-time	
	Set time span for the	rising edge.		
	Value		Description	
	DTRISET		Rise time of DTRI	ISET+1 prescaled HFPERCLK cycles
7:4	Reserved	To ensure compatibility tions	with future devices,	always write bits to 0. More information in 1.2 Conven
3:0	DTPRESC	0x0 RW	DTI Prescaler Se	etting
	Select prescaler for D	DTI.		
	Value	Mode	Description	
	0	DIV1	The HFPERCLK i	is undivided
	1	DIV2	The HFPERCLK i	is divided by 2
	2	DIV4	The HFPERCLK i	is divided by 4
	3	DIV8	The HFPERCLK i	·
	4	DIV16	The HFPERCLK i	•
	5	DIV32	The HFPERCLK i	<u> </u>
	6	DIV64	The HFPERCLK i	•
	7	DIV128	The HFPERCLK i	·
	8	DIV256	The HFPERCLK i	<u> </u>
	9	DIV512	The HFPERCLK i	•
	10	DIV1024	The HFPERCLK i	is divided by 1024

Bit Name Reset Access Description

# 20.5.21 TIMERn\_DTFC - DTI Fault Configuration Register

Offset														Bi	t Po	sitic	on												
0x0A8	30	59	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	n ω	7	9	2	4	က	2	- 0
Reset		'	1	0	0	0	0		'					2	OXO		'				0x0	•			'	'		000	
Access				§ S	₹	₩ M	₩ M							2	<u>^</u>						S S S							Z.	
Name				DTLOCKUPFEN	DTDBGFEN	DTPRS1FEN	DTPRS0FEN							DTEA	A L						DTPRS1FSEL							DTPRS0FSEL	
Bit	Name					Re	set			Ac	ces	s I	Des	crip	tion														
31:28	Reser	ved				To tio		ure (	com	patil	bility	/ wit	h fu	ture	dev	ices,	, alv	vays	s wri	ite b	its to	0. Mc	re in	ifori	natio	on ir	1	2 Conv	ven-
27	DTLO	CKU	PFE	EN.		0				RW	,	ı	DTI	Loc	kup	Fau	ılt E	nak	ole										
	Set th	is bit	to 1	to e	enat	ole c	ore	lock	up a	is a	faul	lt so	urce	<del>)</del>															
26	DTDB	GFE	N			0				RW	/	ı	DTI	Deb	ugg	jer F	aul	t En	nable	е									
	Set th	is bit	to 1	to e	enat	ole c	lebu	gge	r as	a fa	ults	sour	се																
25	DTPR	S1F	EN			0				RW	/	I	DTI	PRS	S 1 F	ault	En	abl	е										
	Set th	is bit	to 1	to e	enat	ole F	PRS	sou	rce	1(PF	RS (	char	nel	dete	ermi	ned	by [	DTP	RS1	IFSI	EL) a	s a fa	ult so	ourc	е				
24	DTPR	S0F	EN			0				RW	/	ı	DTI	PRS	6 0 F	ault	En	abl	е										
	Set th	is bit	to 1	to e	enat	ole F	PRS	sou	rce (	0(PF	RS (	char	nel	dete	ermi	ned	by [	OTP	RSC	FSI	EL) a	s a fa	ult so	ourc	е				
23:18	Reser	ved				To tio		ure (	com	patil	bility	/ wit	h fu	ture	dev	ices,	, alv	vays	s wri	ite b	its to	0. Mc	re in	nfori	natio	on ir	1	2 Conv	en-
17:16	DTFA					0x0	)			RW	/	ı	DTI	Fau	lt A	ctior	า												
	Select	faul	t act	ion.																									
	Value					Мо	de					ı	Des	cript	ion														
	0					NC	NE					ı	No a	ctio	n on	ı fau	lt												
	1					INA	ACT	IVE					Set	outp	uts i	inact	tive												
	2					CL	EAF	₹				(	Clea	ır ou	ıtput	s													
	3					TR	ISTA	ATE					Trist	ate (	outp	uts													
15:12	Reser	ved				To tio		ure (	com	patil	bility	/ wit	h fu	ture	dev	ices,	, alv	vays	s wri	ite b	its to	0. Mc	re in	nfori	natio	on ir	1	2 Conv	ven-
11:8	DTPR	S1F	SEL			0x0	)			RW	/	ı	DTI	PRS	S Fa	ult S	Sour	rce	1 Se	elec	t								
	Select	PR	S ch	ann	el fo	r faı	ult so	ourc	e 1.																				
	Value					Мо	de						Des	cript	ion														
	0					PR	SCI	10				I	PRS	Ch	anne	el 0 s	sele	cted	d as	faul	t sou	rce 1							
	1					PR	SCI	<del>1</del> 1				l	PRS	Ch	anne	el 1 s	sele	cted	d as	faul	t sou	rce 1							
	2					PR	SCI	<del>1</del> 2				I	PRS	Ch	anne	el 2 s	sele	cted	d as	faul	t sou	rce 1							

Bit	Name	Reset Access	Description
	3	PRSCH3	PRS Channel 3 selected as fault source 1
	4	PRSCH4	PRS Channel 4 selected as fault source 1
	5	PRSCH5	PRS Channel 5 selected as fault source 1
	6	PRSCH6	PRS Channel 6 selected as fault source 1
	7	PRSCH7	PRS Channel 7 selected as fault source 1
	8	PRSCH8	PRS Channel 8 selected as fault source 1
	9	PRSCH9	PRS Channel 9 selected as fault source 1
	10	PRSCH10	PRS Channel 10 selected as fault source 1
	11	PRSCH11	PRS Channel 11 selected as fault source 1
7:4	Reserved	To ensure compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	DTPRS0FSEL	0x0 RW	DTI PRS Fault Source 0 Select
	Select PRS channe	el for fault source 0.	
	Value	Mode	Description
	Value 0	Mode PRSCH0	Description PRS Channel 0 selected as fault source 0
			·
	0	PRSCH0	PRS Channel 0 selected as fault source 0
	0	PRSCH0 PRSCH1	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1
	0 1 2	PRSCH0 PRSCH1 PRSCH2	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2
	0 1 2 3	PRSCH0 PRSCH1 PRSCH2 PRSCH3	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2 PRS Channel 3 selected as fault source 3
	0 1 2 3 4	PRSCH0 PRSCH1 PRSCH2 PRSCH3 PRSCH4	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2 PRS Channel 3 selected as fault source 3 PRS Channel 4 selected as fault source 4
	0 1 2 3 4 5	PRSCH0 PRSCH1 PRSCH2 PRSCH3 PRSCH4 PRSCH5	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2 PRS Channel 3 selected as fault source 3 PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5
	0 1 2 3 4 5	PRSCH0 PRSCH1 PRSCH2 PRSCH3 PRSCH4 PRSCH5 PRSCH6	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2 PRS Channel 3 selected as fault source 3 PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5 PRS Channel 6 selected as fault source 6
	0 1 2 3 4 5 6 7	PRSCH0 PRSCH1 PRSCH2 PRSCH3 PRSCH4 PRSCH5 PRSCH6 PRSCH6	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2 PRS Channel 3 selected as fault source 3 PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5 PRS Channel 6 selected as fault source 6 PRS Channel 7 selected as fault source 7
	0 1 2 3 4 5 6 7	PRSCH0 PRSCH1 PRSCH2 PRSCH3 PRSCH4 PRSCH5 PRSCH6 PRSCH6 PRSCH7 PRSCH8	PRS Channel 0 selected as fault source 0 PRS Channel 1 selected as fault source 1 PRS Channel 2 selected as fault source 2 PRS Channel 3 selected as fault source 3 PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5 PRS Channel 6 selected as fault source 6 PRS Channel 7 selected as fault source 7 PRS Channel 8 selected as fault source 8

# 20.5.22 TIMERn\_DTOGEN - DTI Output Generation Enable Register

Offset															Bi	it Po	siti	on														
0x0AC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			'		'							•		•	'	'											0	0	0	0	0	0
Access																											₩ M	W.	₽	W.	RW	RW
Name																											DTOGCDTI2EN	DTOGCDTI1EN	DTOGCDTI0EN	DTOGCC2EN	DTOGCC1EN	DTOGCC0EN

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	DTOGCDTI2EN	0	RW	DTI CDTI2 Output Generation Enable
	This bit enables/disab	oles output gene	ration for the	ne CDTI2 output from the DTI.
4	DTOGCDTI1EN	0	RW	DTI CDTI1 Output Generation Enable
	This bit enables/disat	oles output gene	ration for the	ne CDTI1 output from the DTI.
3	DTOGCDTI0EN	0	RW	DTI CDTI0 Output Generation Enable
	This bit enables/disat	oles output gene	ration for the	ne CDTI0 output from the DTI.
2	DTOGCC2EN	0	RW	DTI CC2 Output Generation Enable
	This bit enables/disab	oles output gene	ration for the	ne CC2 output from the DTI.
1	DTOGCC1EN	0	RW	DTI CC1 Output Generation Enable
	This bit enables/disab	oles output gene	ration for t	ne CC1 output from the DTI.
0	DTOGCC0EN	0	RW	DTI CC0 Output Generation Enable
	This bit enables/disab	oles output gene	ration for t	ne CC0 output from the DTI.

# 20.5.23 TIMERn\_DTFAULT - DTI Fault Register

Offset															Bi	t Po	siti	on														
0x0B0	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	8	7	9	2	4	3	2	_	0
Reset																													0	0	0	0
Access																													2	2	~	~
Name																													DTLOCKUPF	DTDBGF	DTPRS1F	DTPRS0F

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	DTLOCKUPF	0	R	DTI Lockup Fault
	This bit is set to 1 i be used to clear fa	•	ault has occu	rred and DTLOCKUPFEN is set to 1. The TIMER0_DTFAULTC register can
2	DTDBGF	0	R	DTI Debugger Fault
	This bit is set to 1 i		It has occurr	ed and DTDBGFEN is set to 1. The TIMER0_DTFAULTC register can be
1	DTPRS1F	0	R	DTI PRS 1 Fault
	This bit is set to 1 i		as occurred	and DTPRS1FEN is set to 1. The TIMER0_DTFAULTC register can be
0	DTPRS0F	0	R	DTI PRS 0 Fault
	This bit is set to 1 i		as occurred	and DTPRS0FEN is set to 1. The TIMER0_DTFAULTC register can be

# 20.5.24 TIMERn\_DTFAULTC - DTI Fault Clear Register

Offset															Bi	t Po	siti	on														
0x0B4	31	30	59	78	27	26	25	24	23	22	72	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	_	0
Reset				•		•								•		•	•				•	•					•		0	0	0	0
Access																													W M	W K	W1	M
Name																													TLOCKUPFC	DTDBGFC	DTPRS1FC	DTPRS0FC

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	TLOCKUPFC	0	W1	DTI Lockup Fault Clear
	Write 1 to this bit t	o clear core lock	up fault.	
2	DTDBGFC	0	W1	DTI Debugger Fault Clear
	Write 1 to this bit t	o clear debugge	r fault.	
1	DTPRS1FC	0	W1	DTI PRS1 Fault Clear
	Write 1 to this bit t	o clear PRS 1 fa	ult.	
0	DTPRS0FC	0	W1	DTI PRS0 Fault Clear
	Write 1 to this bit t	o clear PRS 0 fa	ult.	

### 20.5.25 TIMERn\_DTLOCK - DTI Configuration Lock Register

Offset															Bi	t Po	siti	on														
0x0B8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset	00000X0 H																															
Access																									I M Y							
Name																								)   	LOCKNEY							


Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c tions	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	DTI Lock Kev

Write any other value than the unlock code to lock TIMERn\_ROUTE, TIMERn\_DTCTRL, TIMERn\_DTTIME and TIMERn\_DTFC from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	TIMER DTI registers are unlocked
LOCKED	1	TIMER DTI registers are locked
Write Operation		
LOCK	0	Lock TIMER DTI registers
UNLOCK	0xCE80	Unlock TIMER DTI registers

### 21. LETIMER - Low Energy Timer





#### **Quick Facts**

#### What?

The LETIMER is a down-counter that can keep track of time and output configurable waveforms. Running on a 32768 Hz clock, the LETIMER is available in EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

#### Why?

The LETIMER can be used to provide repeatable waveforms to external components while remaining in EM2 Deep Sleep. It is well suited for applications such as metering systems or to provide more compare values than available in the RTC.

#### How?

With buffered repeat and top value registers, the LE-TIMER can provide glitch-free waveforms at frequencies up to 16 kHz. It can be coupled with RTC using PRS, allowing advanced time-keeping and wake-up functions in EM2 Deep Sleep and EM3 Stop

#### 21.1 Introduction

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum.

The LETIMER can be used to output a variety of waveforms with minimal software intervention. It can also be connected to the Real Time Counter (RTC) using PRS, and can be configured to start counting on compare matches from the RTC.

#### 21.2 Features

- · 16-bit down count timer
- · 2 Compare match registers
- · Compare register 0 can be top timer top value
- · Compare registers can be double buffered
- · Double buffered 8-bit Repeat Register
- · Same clock source as the Real Time Counter
- LETIMER can be triggered (started) by an RTC event via PRS or by software
- · LETIMER can be started, stopped, and/or cleared by PRS
- · 2 output pins can optionally be configured to provide different waveforms on timer underflow:
  - · Toggle output pin
  - Apply a positive pulse (pulse width of one LFACLK<sub>LETIMER</sub> period)
  - PWM
- Interrupt on:
  - · Compare matches
  - Timer underflow
  - · Repeat done
- · Optionally runs during debug
- · PRS Output

#### 21.3 Functional Description

An overview of the LETIMER module is shown in Figure 21.1 LETIMER Overview on page 734. The LETIMER is a 16-bit down-counter with two compare registers, LETIMERn\_COMP0 and LETIMERn\_COMP1. The LETIMERn\_COMP0 register can optionally act as a top value for the counter. The repeat counter LETIMERn\_REP0 allows the timer to count a specified number of times before it stops. Both the LETIMERn\_COMP0 and LETIMERn\_REP0 registers can be double buffered by the LETIMERn\_COMP1 and LETIMERn REP1 registers to allow continuous operation. The timer can generate a single pin output, or two linked outputs.




Figure 21.1. LETIMER Overview

#### 21.3.1 Timer

The timer is started by setting command bit START in LETIMERn\_CMD, and stopped by setting the STOP command bit in the same register. RUNNING in LETIMERn\_STATUS is set as long as the timer is running. The timer can also be started on external signals, such as a compare match from the Real Time Counter. If START and STOP are set at the same time, STOP has priority, and the timer will be stopped.

The timer value can be read using the LETIMERn\_CNT register. The value can be written, and it can also be cleared by setting the CLEAR command bit in LETIMERn\_CMD. If the CLEAR and START commands are issued at the same time, the timer will be cleared, then start counting at the top value.

### 21.3.2 Compare Registers

The LETIMER has two compare match registers, LETIMERn\_COMP0 and LETIMERn\_COMP1. Each of these compare registers are capable of generating an interrupt when the counter value LETIMERn\_CNT becomes equal to their value. When LETIMERn\_CNT becomes equal to the value of LETIMERn\_COMP0, the interrupt flag COMP0 in LETIMERn\_IF is set, and when LETIMERn\_CNT becomes equal to the value of LETIMERn\_COMP1, the interrupt flag COMP1 in LETIMERn\_IF is set.

#### 21.3.3 Top Value

If COMP0TOP in LETIMERn\_CTRL is set, the value of LETIMERn\_COMP0 acts as the top value of the timer, and LETIMERn\_COMP0 is loaded into LETIMERn\_CNT on timer underflow. If COMP0TOP is cleared to 0, the timer wraps around to 0xFFFF. The underflow interrupt flag UF in LETIMERn IF is set when the timer reaches zero.

### 21.3.3.1 Buffered Top Value

If BUFTOP in LETIMERn\_CTRL is set, the value of LETIMERn\_COMP0 is buffered by LETIMERn\_COMP1. In this mode, the value of LETIMERn\_COMP1 is loaded into LETIMERn\_COMP0 every time LETIMERn\_REP0 is about to decrement to 0. This can for instance be used in conjunction with the buffered repeat mode to generate continually changing output waveforms.

Write operations to LETIMERn COMP0 have priority over buffer loads.

#### 21.3.3.2 Repeat Modes

By default, the timer wraps around to the top value or 0xFFFF on each underflow, and continues counting. The repeat counters can be used to get more control of the operation of the timer, including defining the number of times the counter should wrap around. Four different repeat modes are available, see Table 21.1 LETIMER Repeat Modes on page 735.

**Table 21.1. LETIMER Repeat Modes** 

REPMODE	Mode	Description
0600	Free-running	The timer runs until it is stopped.
0b01	One-shot	The timer runs as long as LETI-MERn_REP0 != 0. LETIMERn_REP0 is decremented at each timer underflow.
0b10	Buffered	The timer runs as long as LETI-MERn_REP0 != 0. LETIMERn_REP0 is decremented on each timer underflow. If LETIMERn_REP1 has been written, it is loaded into LETIMERn_REP0 when LETI-MERn_REP0 is about to be decremented to 0.
0b11	Double	The timer runs as long as LETI-MERn_REP0 != 0 or LETIMERn_REP1 != 0. Both LETIMERn_REP0 and LETI-MERn_REP1 are decremented at each timer underflow.

The interrupt flags REP0 and REP1 in LETIMERn\_IF are set whenever LETIMERn\_REP0 or LETIMERn\_REP1 are decremented to 0 respectively. REP0 is also set when the value of LETIMERn\_REP1 is loaded into LETIMERn\_REP0 in buffered mode.

### 21.3.3.3 Free-Running Mode

In free-running mode, the LETIMER acts as a regular timer and the repeat counter is disabled. When started, the timer runs until it is stopped using the STOP command bit in LETIMERn\_CMD. A state machine for this mode is shown in Figure 21.2 LETIMER State Machine for Free-running Mode on page 736.




Figure 21.2. LETIMER State Machine for Free-running Mode

Note that the CLEAR command bit in LETIMERn\_CMD always has priority over other changes to LETIMERn\_CNT. When the clear command is used, LETIMERn\_CNT is set to 0 and an underflow event will not be generated when LETIMERn\_CNT wraps around to the top value or 0xFFFF. Since no underflow event is generated, no output action is performed. LETIMERn\_REP0, LETIMERn\_REP1, LETIMERn\_COMP0 and LETIMERn\_COMP1 are also left untouched.

#### 21.3.3.4 One-shot Mode

The one-shot repeat mode is the most basic repeat mode. In this mode, the repeat register LETIMERn\_REP0 is decremented every time the timer underflows, and the timer stops when LETIMERn\_REP0 goes from 1 to 0. In this mode, the timer counts down LETIMERn\_REP0 times, i.e. the timer underflows LETIMERn\_REP0 times.

### Note:

Note that write operations to LETIMERn\_REP0 have priority over the timer decrement event. If LETIMERn\_REP0 is assigned a new value in the same cycle as a timer decrement event occurs, the timer decrement will not occur and the new value is assigned.

LETIMERn\_REP0 can be written while the timer is running to allow the timer to run for longer periods at a time without stopping. Figure 21.3 LETIMER One-shot Repeat State Machine on page 737 .




Figure 21.3. LETIMER One-shot Repeat State Machine

#### 21.3.3.5 Buffered Mode

The Buffered repeat mode allows buffered timer operation. When started, the timer runs LETIMERn\_REP0 number of times. If LETIMERn\_REP1 has been written since the last time it was used and it is nonzero, LETIMERn\_REP1 is then loaded into LETIMERn\_REP0, and counting continues the new number of times. The timer keeps going as long as LETIMERn\_REP1 is updated with a nonzero value before LETIMERn\_REP0 is finished counting down. The timer top value (LETIMERn\_COMP0) may also optionally be buffered by setting BUFTOP in LETIMERn\_CTRL.

If the timer is started when both LETIMERn\_CNT and LETIMERn\_REP0 are zero but LETIMERn\_REP1 is non-zero, LETIMERn\_REP1 is loaded into LETIMERn REP0, and the counter counts the loaded number of times.

Used in conjunction with a buffered top value, both the top and repeat values of the timer may be buffered, and the timer can for instance be set to run 4 times with period 7 (top value 6), 6 times with period 200, then 3 times with period 50.

A state machine for the buffered repeat mode is shown in Figure 21.4 LETIMER Buffered Repeat State Machine on page 738. REP1<sub>USED</sub> shown in the state machine is an internal variable that keeps track of whether the value in LETIMERn\_REP1 has been loaded into LETIMERn\_REP0 or not. The purpose of this is that a value written to LETIMERn\_REP1 should only be counted once. REP1<sub>USED</sub> is cleared whenever LETIMERn\_REP1 is written.




Figure 21.4. LETIMER Buffered Repeat State Machine

#### 21.3.3.6 Double Mode

The Double repeat mode works much like the one-shot repeat mode. The difference is that, where the one-shot mode counts as long as LETIMERn\_REP0 is larger than 0, the double mode counts as long as either LETIMERn\_REP0 or LETIMERn\_REP1 is larger than 0. As an example, say LETIMERn\_REP0 is 3 and LETIMERn\_REP1 is 10 when the timer is started. If no further interaction is done with the timer, LETIMERn\_REP0 will now be decremented 3 times, and LETIMERn\_REP1 will be decremented 10 times. The timer counts a total of 10 times, and LETIMERn\_REP0 is 0 after the first three timer underflows and stays at 0. LETIMERn\_REP0 and LETIMERn\_REP1 can be written at any time. After a write to either of these, the timer is guaranteed to underflow at least the written number of times if the timer is running. Use the Double repeat mode to generate output on both the LETIMER outputs at the same time. The state machine for this repeat mode can be seen in Figure 21.5 LETIMER Double Repeat State Machine on page 739.




Figure 21.5. LETIMER Double Repeat State Machine

#### 21.3.3.7 Clock Source

The LETIMER clock source and its prescaler value are defined in the Clock Management Unit (CMU). The LFACLK<sub>LETIMERn</sub> has a frequency given by Figure 21.6 LETIMER Clock Frequency on page 739.

 $f_{LFACKL\_LETIMERn} = 32768/2^{LETIMERn}$ 

Figure 21.6. LETIMER Clock Frequency

where the exponent LETIMERn is a 4 bit value in the CMU LFAPRESC0 register.

To use this module, the LE interface clock must be enabled in CMU\_HFBUSCLKEN0, in addition to the module clock.

#### 21.3.3.8 PRS Input Triggers

The LETIMER can be configured to start, stop, and/or clear based on PRS inputs. The diagram showing the functions of the PRS input triggers is shown in Figure 21.7 LETIMER PRS Input Triggers on page 740.

There are 12 PRS inputs to the LETIMER. PRSSTARTSEL, PRSSTOPSEL, and PRSCLEARSEL select which PRS inputs are used to start, stop, and/or clear the LETIMER. PRSSTARTMODE, PRSSTOPMODE, and PRSCLEARMODE select which edge or edge(s) can trigger the start, stop, and/or clear action. The PRSSTARTEN, PRSSTOPEN, and PRSCLEAREN signals shown in the diagram are derived from the PRSSTARTMODE, PRSSTOPMODE, and PRSCLEARMODE fields; if the corresponding bit field is set to NONE, the feature is disabled.




Figure 21.7. LETIMER PRS Input Triggers

#### 21.3.3.9 Debug

If DEBUGRUN in LETIMERn\_CTRL is cleared, the LETIMER automatically stops counting when the CPU is halted during a debug session, and resumes operation when the CPU continues. Because of synchronization, the LETIMER is halted two clock cycles after the CPU is halted, and continues running two clock cycles after the CPU continues. RUNNING in LETIMERn\_STATUS is not cleared when the LETIMER stops because of a debug-session.

Set DEBUGRUN in LETIMERn\_CTRL to allow the LETIMER to continue counting even when the CPU is halted in debug mode.

#### 21.3.4 Underflow Output Action

For each of the repeat registers, an underflow output action can be set. The configured output action is performed every time the counter underflows while the respective repeat register is nonzero. In PWM mode, the output is similarly only changed on COMP1 match if the repeat register is nonzero. As an example, the timer will perform 7 output actions if LETIMERn\_REP0 is set to 7 when starting the timer in one-shot mode and leaving it untouched.

The output actions can be set by configuring UFOA0 and UFOA1 in LETIMERn\_CTRL. UFOA0 defines the action on output 0, and is connected to LETIMERn\_REP0, while UFOA1 defines the action on output 1 and is connected to LETIMERn\_REP1. The possible actions are defined in Table 21.2 LETIMER Underflow Output Actions on page 741.

Table 21.2. LETIMER Underflow Output Actions

UF0A0/UF0A1	Mode	Description
0b00	Idle	The output is held at its idle value
0b01	Toggle	The output is toggled on LETIMERn_CNT underflow if LEIMERn_REPx is nonzero
0b10	Pulse	The output is held active for one clock cycle on LETIMERn_CNT underflow if LETI-MERn_REPx is nonzero. It then returns to its idle value
0b11	PWM	The output is set idle on LETIMERn_CNT underflow and active on compare match with LETIMERn_COMP1 if LETI-MERn_REPx is nonzero.

#### Note:

For the Pulse and PWM modes, the outputs will return to their idle states regardless of the state of the corresponding LETIMERn\_REPx registers. They will only be set active if the LETIMERn\_REPx registers are nonzero however.

#### Note:

For free-running mode, LETIMERn\_REP0 != 0 for output generation to be enabled.

The polarity of the outputs can be set individually by configuring OPOL0 and OPOL1 in LETIMERn\_CTRL. When these are cleared, their respective outputs have a low idle value and a high active value. When they are set, the idle value is high, and the active value is low.

When using the toggle action, the outputs can be driven to their idle values by setting their respective CTO0/CTO1 command bits in LETIMERn\_CTRL. This can be used to put the output in a well-defined state before beginning to generate toggle output, which may be important in some applications. The command bit can also be used while the timer is running.

Some simple waveforms generated with the different output modes are shown in Figure 21.8 LETIMER Simple Waveforms Output on page 742. For the example, REPMODE in LETIMERn\_CTRL has been cleared, COMP0TOP also in LETIMERn\_CTRL has been set and LETIMERn\_COMP0 has been written to 3. As seen in the figure, LETIMERn\_COMP0 now decides the length of the signal periods. For the toggle mode, the period of the output signal is 2(LETIMERn\_COMP0 + 1), and for the pulse modes, the periods of the output signals are LETIMERn\_COMP0+1. Note that the pulse outputs are delayed by one period relative to the toggle output. The pulses come at the end of their periods.




Figure 21.8. LETIMER Simple Waveforms Output

For the example in Figure 21.9 LETIMER Repeated Counting on page 742, the One-shot repeat mode has been selected, and LETI-MERn\_REP0 has been written to 3. The resulting behavior is pretty similar to that shown in Figure 6, but in this case, the timer stops after counting to zero LETIMERn\_REP0 times. By using LETIMERn\_REP0 the user has full control of the number of pulses/toggles generated on the output.




Figure 21.9. LETIMER Repeated Counting

Using the Double repeat mode, output can be generated on both the LETIMER outputs. Figure 21.10 LETIMER Dual Output on page 743 shows an example of this. UFOA0 and UFOA1 in LETIMERn\_CTRL are configured for pulse output and the outputs are configured for low idle polarity. As seen in the figure, the number written to the repeat registers determine the number of pulses generated on each of the outputs.




Figure 21.10. LETIMER Dual Output

### 21.3.5 PRS Output

The LETIMER outputs can be routed out onto the PRS system. LETn\_O0 can be routed to PRS channel 0, and LETn\_O1 can be routed to PRS channel 1. Enabling the PRS connection can be done by setting SOURCESEL to LETIMERx and SIGSEL to LETIMERxCHn in PRS\_CHx\_CTRL. The PRS register description can be found in 15.5 Register Description

### 21.3.6 Examples

This section presents a couple of usage examples for the LETIMER.

#### 21.3.6.1 Triggered Output Generation

If both LETIMERn\_CNT and LETIMERn\_REP0 are 0 in buffered mode, and COMP0TOP and BUFTOP in LETIMERn\_CTRL are set, the values of LETIMERn\_COMP1 and LETIMERn\_REP1 are loaded into LETIMERn\_CNT and LETIMERn\_REP0 respectively when the timer is started. If no additional writes to LETIMERn\_REP1 are done before the timer stops, LETIMERn\_REP1 determines the number of pulses/toggles generated on the output, and LETIMERn\_COMP1 determines the period lengths.

As the RTC can be used via PRS to start the LETIMER, the RTC and LETIMER can thus be combined to generate specific pulse-trains at given intervals. Software can update LETIMERn\_COMP1 and LETIMERn\_REP1 to change the number of pulses and pulse-period in each train, but if changes are not required, software does not have to update the registers between each pulse train.

For the example in Figure 21.11 LETIMER Triggered Operation on page 744, the initial values cause the LETIMER to generate two pulses with 3 cycle periods, or a single pulse 3 cycles wide every time the LETIMER is started. After the output has been generated, the LETIMER stops, and is ready to be triggered again.




Figure 21.11. LETIMER Triggered Operation

#### 21.3.6.2 Continuous Output Generation

In some scenarios, it might be desired to make LETIMER generate a continuous waveform. Very simple constant waveforms can be generated without the repeat counter as shown in Figure 21.8 LETIMER Simple Waveforms Output on page 742, but to generate changing waveforms, using the repeat counter and buffer registers can prove advantageous.

For the example in Figure 21.12 LETIMER Continuous Operation on page 745, the goal is to produce a pulse train consisting of 3 sequences with the following properties:

- · 3 pulses with periods of 3 cycles
- · 4 pulses with periods of 2 cycles
- · 2 pulses with periods of 3 cycles




Figure 21.12. LETIMER Continuous Operation

The first two sequences are loaded into the LETIMER before the timer is started.

LETIMERn\_COMP0 is set to 2 (cycles – 1), and LETIMERn\_REP0 is set to 3 for the first sequence, and the second sequence is loaded into the buffer registers, i.e. COMP1 is set to 1 and LETIMERn\_REP1 is set to 4.

The LETIMER is set to trigger an interrupt when LETIMERn\_REP0 is done by setting REP0 in LETIMERn\_IEN. This interrupt is a good place to update the values of the buffers. Last but not least REPMODE in LETIMERn\_CTRL is set to buffered mode, and the timer is started.

In the interrupt routine the buffers are updated with the values for the third sequence. If this had not been done, the timer would have stopped after the second sequence.

The final result is shown in Figure 21.12 LETIMER Continuous Operation on page 745. The pulse output is grouped to show which sequence generated which output. Toggle output is also shown in the figure. Note that the toggle output is not aligned with the pulse outputs.

#### Note:

Multiple LETIMER cycles are required to write a value to the LETIMER registers. The example in Figure 21.12 LETIMER Continuous Operation on page 745 assumes that writes are done in advance so they arrive in the LETIMER as described in the figure.

Figure 21.13 LETIMER LETIMERn\_CNT Not Initialized to 0 on page 746 shows an example where the LETIMER is started while LETIMERn\_CNT is nonzero. In this case the length of the first repetition is given by the value in LETIMERn\_CNT.




Figure 21.13. LETIMER LETIMERn\_CNT Not Initialized to 0

#### 21.3.6.3 PWM Output

There are several ways of generating PWM output with the LETIMER, but the most straight-forward way is using the PWM output mode. This mode is enabled by setting UFOA0 or UFOA1 in LETIMERn\_CTRL to 3. In PWM mode, the output is set idle on timer underflow, and active on LETIMERn\_COMP1 match, so if for instance COMP0TOP = 1 and OPOL0 = 0 in LETIMERn\_CTRL, LETIMERn\_COMP0 determines the PWM period, and LETIMERn\_COMP1 determines the active period.

The PWM period in PWM mode is LETIMERn\_COMP0 + 1. There is no special handling of the case where LETIMERn\_COMP1 > LETIMERn\_COMP0, so if LETIMERn\_COMP1 > LETIMERn\_COMP0, the PWM output is given by the idle output value. This means that for OPOLx = 0 in LETIMERn\_CTRL, the PWM output will always be 0 for at least one clock cycle, and for OPOLx = 1 LETIMERn\_CTRL, the PWM output will always be 1 for at least one clock cycle.

To generate a PWM signal using the full PWM range, invert OPOLx when LETIMERn\_COMP1 is set to a value larger than LETI-MERn COMP0.

#### **21.3.6.4 Interrupts**

The interrupts generated by the LETIMER are combined into one interrupt vector. If the interrupt for the LETIMER is enabled, an interrupt will be made if one or more of the interrupt flags in LETIMERn\_IF and their corresponding bits in LETIMER\_IEN are set.

### 21.3.7 Register Access

This module is a Low Energy Peripheral, and supports immediate synchronization. For description regarding immediate synchronization, the reader is referred to 4.3.1 Writing.

## 21.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LETIMERn_CTRL	RW	Control Register
0x004	LETIMERn_CMD	W1	Command Register
0x008	LETIMERn_STATUS	R	Status Register
0x00C	LETIMERn_CNT	RWH	Counter Value Register
0x010	LETIMERn_COMP0	RWH	Compare Value Register 0
0x014	LETIMERn_COMP1	RW	Compare Value Register 1
0x018	LETIMERn_REP0	RWH	Repeat Counter Register 0
0x01C	LETIMERn_REP1	RWH	Repeat Counter Register 1
0x020	LETIMERn_IF	R	Interrupt Flag Register
0x024	LETIMERn_IFS	W1	Interrupt Flag Set Register
0x028	LETIMERn_IFC	(R)W1	Interrupt Flag Clear Register
0x02C	LETIMERn_IEN	RW	Interrupt Enable Register
0x034	LETIMERn_SYNCBUSY	R	Synchronization Busy Register
0x040	LETIMERn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x044	LETIMERn_ROUTELOC0	RW	I/O Routing Location Register
0x050	LETIMERn_PRSSEL	RW	PRS Input Select Register

### 21.5 Register Description

## 21.5.1 LETIMERn\_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset									Е	it Po	sition											
0x000	30 29	28	26	25	23	22	21	19	18	16	15	13 1	12	7	10	6	8	7	9	5 4	3	- 0
Reset			•		•		·	•			·	·	0			0	0	0	0	0x0	0x0	0x0
Access													S.			S.	\ N	₩ N	₩ M	Z.	§ S	A W
Name													DEBUGRUN			COMPOTOP	BUFTOP	OPOL1	OPOL0	UFOA1	UFOA0	REPMODE
Bit	Name			Rese	t		Acces	s	Descri	ption												
31:13	Reserved			To en	sure	comp	atibilit	y wi	ith future	e dev	ces, a	alway	s wr	ite b	its t	o 0.	Мо	re in	forn	nation ir	1.2 Co	nven-
12	DEBUGRU	JN		0			RW		Debug	Mod	Run	Enal	ble									
	Set to kee	p the LE	ETIM	ER rui	nning	in de	bug m	ode	<b>e</b> .													
	Value								Descrip	tion												
	0	·																				
	1								LETIME	ER is	runnir	ng in d	debu	ug m	ode	)						
11:10	Reserved			To en	sure	сотр	atibilit	y wi	ith future	e dev	ces, a	alway	s wr	ite b	its t	o 0.	Мо	re in	forn	nation ir	1.2 Co	nven-
9	СОМРОТО	)P		0			RW		Compa	re Va	lue 0	is To	p V	alue	)							
	When set,	the cou	ınter	is clea	ared ir	n the	clock	cycl	e after a	com	pare r	match	wit	h co	mpa	ire c	han	nel	0.			
	Value								Descrip	tion												
	0								The top	valu	e of th	e LE	TIM	ER i	s 65	535	(0x	FFF	F)			
	1								The top	valu	e of th	e LE	TIM	ER i	s giv	/en	by C	COM	1P0			
8	BUFTOP			0			RW		Buffere	ed To	р											
	Set to load	COMF	21 int	o CON	/IР0 w	vhen	REP0	rea	ches 0,	allow	ng a l	buffer	ed t	op v	alue	<b>)</b> .						
	Value								Descrip	tion												
	0								COMP	) is o	nly wr	itten t	y so	oftwa	are							
	1								COMP	) is se	et to C	OMP	1 w	hen	REF	20 r	eacl	nes	0			
7	OPOL1			0			RW		Output	1 Po	larity											
	Defines the	e idle va	alue	of outp	out 1.																	

**Output 0 Polarity** 

RW

Defines the idle value of output 0.

OPOL0

6

Bit	Name	Reset	Access	Description
5:4	UFOA1	0x0	RW	Underflow Output Action 1
	Defines the action	n on LETn_O1 on a	LETIMER (	underflow.
	Value	Mode		Description
	0	NONE		LETn_O1 is held at its idle value as defined by OPOL1
	1	TOGGLE		LETn_O1 is toggled on CNT underflow
	2	PULSE		LETn_O1 is held active for one LFACLK <sub>LETIMER0</sub> clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL1
	3	PWM		LETn_O1 is set idle on CNT underflow, and active on compare match with COMP1
3:2	UFOA0	0x0	RW	Underflow Output Action 0
	Defines the action	n on LETn_O0 on a	LETIMER	underflow.
	Value	Mode		Description
	0	NONE		LETn_O0 is held at its idle value as defined by OPOL0
	1	TOGGLE		LETn_O0 is toggled on CNT underflow
	2	PULSE		LETn_O0 is held active for one LFACLK <sub>LETIMER0</sub> clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL0
	3	PWM		LETn_O0 is set idle on CNT underflow, and active on compare match with COMP1
1:0	REPMODE	0x0	RW	Repeat Mode
	Allows the repeat	counter to be enabl	ed and disa	abled.
	Value	Mode		Description
	0	FREE		When started, the LETIMER counts down until it is stopped by software
	1	ONESHOT		The counter counts REP0 times. When REP0 reaches zero, the counter stops
	2	BUFFERED		The counter counts REP0 times. If REP1 has been written, it is loaded into REP0 when REP0 reaches zero, otherwise the counter stops
	3	DOUBLE		Both REP0 and REP1 are decremented when the LETIMER wraps around. The LETIMER counts until both REP0 and REP1 are zero

## 21.5.2 LETIMERn\_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	8	7	9	2	4	က	2	_	0
Reset		•			'							•		•	'	'	•										'	0	0	0	0	0
Access																												W	W	W	W	W1
Name																												СТО1	СТОО	CLEAR	STOP	START

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	CTO1	0	W1	Clear Toggle Output 1
	Set to drive toggle or	utput 1 to its idle	value	
3	СТО0	0	W1	Clear Toggle Output 0
	Set to drive toggle or	utput 0 to its idle	value	
2	CLEAR	0	W1	Clear LETIMER
	Set to clear LETIME	₹		
1	STOP	0	W1	Stop LETIMER
	Set to stop LETIMER	2		
0	START	0	W1	Start LETIMER
	Set to start LETIMER	2		

# 21.5.3 LETIMERn\_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•	'	•		•							•			'			•									•				0
Access																																~
Name																																RUNNING

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	RUNNING	0	R	LETIMER Running
	Set when LETIMER	is running.		

## 21.5.4 LETIMERn\_CNT - Counter Value Register

Offset		2 8 8 2 8 8 2 8 8 8 8 8 8 8 8 8 8 8 8 8														t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset																			ı		ı		'	0000	00000							
Access																								ם, אום								
Name																								FIAC	5							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CNT	0x0000	RWH	Counter Value
	Use to read the curre	nt value of the L	ETIMER.	

## 21.5.5 LETIMERn\_COMP0 - Compare Value Register 0 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	WH 0×0000														
0x010	33 33 34 35 37 37 37 38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39	2 4 5 7 7 0 0 8 7 9 4 8 7 7 0													
Reset	0000×0														
Access		RWH													
Name		сомРо													

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	COMP0	0x0000	RWH	Compare Value 0
	Compare and optiona	ally top value for	LETIMER.	

### 21.5.6 LETIMERn\_COMP1 - Compare Value Register 1 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Pos	sition
0x014	31 30 30 29 29 28 24 24 25 25 25 27 27 28 29 29 29 20 10 10 10 10 10 10 10 10 10 10 10 10 10	3       4       4       5       4       6       6       7       7       7       8       8       8       9       9       4       8       8       8       9       9       9       10
Reset		0000×0
Access		₩ X
Name		COMP1

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	COMP1	0x0000	RW	Compare Value 1
	Compare and option	ally buffered to	p value for L	ETIMER.

### 21.5.7 LETIMERn\_REP0 - Repeat Counter Register 0 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	စ	∞	7	9	5	4	3	2	_	0
Reset		•	•											•		•		•				•		•				00	0	•		
Access																												H/VG				
Name																												0				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REP0	0x00	RWH	Repeat Counter 0
	Optional repeat coun	ter.		

### 21.5.8 LETIMERn\_REP1 - Repeat Counter Register 1 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position	
0x01C	33       34       35       36       37       38       39       30       30       31       32       33       34       35       36       37       41       41       41       41       41       41       42       43       44       44       45       46       46       47       47       48       48       49       40       40       40       40       40       40       40       40       40       40       40       40       40       40       40       41       42       43       44       44       45       46       46       47       48       48       49       40       40       40       41       42 <th>L         0         0         4         0         1         0</th>	L         0         0         4         0         1         0
Reset		00×0
Access		RWH
Name		REP1

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REP1	0x00	RWH	Repeat Counter 1
	Optional repeat coun	ter or buffer for	REP0.	

## 21.5.9 LETIMERn\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	7	_	0
Reset																												0	0	0	0	0
Access																												~	~	<u>~</u>	22	<u>~</u>
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	R	Repeat Counter 1 Interrupt Flag
	Set when repeat cour	nter 1 reaches z	ero.	
3	REP0	0	R	Repeat Counter 0 Interrupt Flag
	Set when repeat cour	nter 0 reaches z	ero or whe	n the REP1 interrupt flag is loaded into the REP0 interrupt flag.
2	UF	0	R	Underflow Interrupt Flag
	Set on LETIMER und	erflow.		
1	COMP1	0	R	Compare Match 1 Interrupt Flag
	Set when LETIMER r	eaches the valu	e of COMP	1.
0	COMP0	0	R	Compare Match 0 Interrupt Flag
	Set when LETIMER r	eaches the valu	e of COMP	20.

## 21.5.10 LETIMERn\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	5	4	က	2	_	0
Reset					•		•				•									•					•	•		0	0	0	0	0
Access																												W1	W1	W1	W1	W1
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	W1	Set REP1 Interrupt Flag
	Write 1 to set the	REP1 interrupt fla	ag	
3	REP0	0	W1	Set REP0 Interrupt Flag
	Write 1 to set the	REP0 interrupt fla	ag	
2	UF	0	W1	Set UF Interrupt Flag
	Write 1 to set the	UF interrupt flag		
1	COMP1	0	W1	Set COMP1 Interrupt Flag
	Write 1 to set the	COMP1 interrupt	flag	
0	COMP0	0	W1	Set COMP0 Interrupt Flag
	Write 1 to set the	COMP0 interrupt	flag	

# 21.5.11 LETIMERn\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																												0	0	0	0	0
Access																												(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																												REP1	REP0	UF	COMP1	COMPO

		_		
Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	(R)W1	Clear REP1 Interrupt Flag
	Write 1 to clear the (This feature must			returns the value of the IF and clears the corresponding interrupt flags .
3	REP0	0	(R)W1	Clear REP0 Interrupt Flag
	Write 1 to clear the (This feature must			returns the value of the IF and clears the corresponding interrupt flags .
2	UF	0	(R)W1	Clear UF Interrupt Flag
	Write 1 to clear the feature must be en			turns the value of the IF and clears the corresponding interrupt flags (This
1	COMP1	0	(R)W1	Clear COMP1 Interrupt Flag
	Write 1 to clear the (This feature must			ng returns the value of the IF and clears the corresponding interrupt flags .
0	COMP0	0	(R)W1	Clear COMP0 Interrupt Flag
	Write 1 to clear the (This feature must			ing returns the value of the IF and clears the corresponding interrupt flags .

## 21.5.12 LETIMERn\_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset							•				•						•									•		0	0	0	0	0
Access																												RW	₩ M	R M	₩ M	RW
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	RW	REP1 Interrupt Enable
	Enable/disable the RI	EP1 interrupt		
3	REP0	0	RW	REP0 Interrupt Enable
	Enable/disable the RI	EP0 interrupt		
2	UF	0	RW	UF Interrupt Enable
	Enable/disable the Uf	interrupt		
1	COMP1	0	RW	COMP1 Interrupt Enable
	Enable/disable the Co	OMP1 interrupt		
0	COMP0	0	RW	COMP0 Interrupt Enable
	Enable/disable the Co	OMP0 interrupt		

# 21.5.13 LETIMERn\_SYNCBUSY - Synchronization Busy Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset			•		•		•							•	•					•						•		•			0	
Access																															R	
Name																															CMD	

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions		
1	CMD	0	R	CMD Register Busy
	Set when the value written to CMD is being synchronized.			
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions		

# 21.5.14 LETIMERn\_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			'		'									'								•					'	•			0	0
Access																															₩ M	RW
Name																															OUT1PEN	OUTOPEN

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	OUT1PEN	0	RW	Output 1 Pin Enable
	When set, output 1 of	of the LETIMER i	is enabled.	
	Value			Description
	0			The LETn_O1 pin is disabled
	1			The LETn_O1 pin is enabled
0	OUT0PEN	0	RW	Output 0 Pin Enable
	When set, output 0 o	of the LETIMER i	is enabled.	
	Value			Description
	0			The LETn_O0 pin is disabled
	1			The LETn_O0 pin is enabled

# 21.5.15 LETIMERn\_ROUTELOC0 - I/O Routing Location Register

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•	•	•		•	•	•	•	•		•						•		0000	•	•		r			2	000		·
Access																					2	<u>}</u>							>	2		
Name																					<u> </u>	00 100							Cloth	-		

Bit	Name	Reset	Access	Description
31:14	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	OUT1LOC	0x00	RW	I/O Location

Decides the location of the LETIMER OUT1 pin.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22

Bit	Name	Reset Access	Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	OUT0LOC	0x00 RW	I/O Location
	Decides the loca	ation of the LETIMER OUT0 pir	n.
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

# 21.5.16 LETIMERn\_PRSSEL - PRS Input Select Register


Offset											Bi	t Po	si	tion									
0x050	30	29	28	27	25	23	22	21	20	19	17	16	15	5 4 6	13	11	10	6	ω	9	5	4	0 1 2 3
Reset				0x0		2	e S			000				0x0					0×0				0×0
Access				RW		Š	<u>}</u>			Ŋ.				RW					₽ N				RW
Name				PRSCLEARMODE			TROS LOTINODE			PRSSTARTMODE				PRSCLEARSEL					PRSSTOPSEL				PRSSTARTSEL
Bit	Name	;			Reset			Ac	ces	s Des	crip	tion											
31:28	Rese	ved			To ens	sure	com	pati	bility	/ with fu	ture	dev	ice	es, alwa	ays wr	ite b	its t	o 0	). More	infori	natic	n in	1.2 Conven-
27:26	PRSC	LEAR	MC	DE	0x0			RW	/	PRS	Cle	ar I	Иο	de									
	Deter	mines	mo	de for l	PRS inp	out cl	ear.																
	Value				Mode					Des	cript	ion											
	0				NONE					PRS	car	nnot	cle	ear the	LETIN	ИER							
	1				RISIN	G				Risii	ng e	dge	of	selecte	ed PR	S in	out c	can	clear	the LE	ETIM	ER	
	2				FALLII	NG				Falli	ng e	dge	of	select	ed PR	S in	put (	car	n clear	the LI	ETIM	IER	
	3				вотн					Both LET			ng	or fallir	ng edg	ge of	the	se	elected	PRS	input	t car	n clear the
25:24	Rese	rved			To ens	sure	com	pati	bility	/ with fu	ture	dev	ice	es, alwa	ays wr	ite b	its t	ю О	). More	infori	natic	n in	1.2 Conven-
23:22	PRSS	STOPN	100	ÞΕ	0x0			RW	/	PRS	Sto	p N	loc	de									
	Deter	mines	mo	de for l	PRS inp	out st	ор.																
	Value				Mode					Des	cript	ion											
	0				NONE					PRS	car	nnot	st	op the	LETIN	1ER							
	1				RISIN	G				Risi	ng e	dge	of	selecte	ed PR	S in	out c	can	stop t	he LE	TIME	ΞR	
	2				FALLII	NG				Falli	ng e	dge	of	select	ed PR	S in	put (	car	n stop t	the LE	TIM	ER	
	3				вотн					Both LET			ng	or fallir	ng edg	ge of	the	se	elected	PRS	input	t car	n stop the
21:20	Rese	rved			To ens	sure	com	pati	bility	/ with fu	ture	dev	ice	es, alwa	ays wr	ite b	its t	ю О	). More	infori	natic	n in	1.2 Conven-
19:18	PRSS	TART	МО	DE	0x0			RW	I	PRS	Sta	art N	100	de									
	Deter	mines	mo	de for l	PRS inp	out st	art.																
	Value				Mode					Des	cript	ion											
	0				NONE					PRS	car	nnot	st	art the	LETIM	1ER							
	1				RISIN	G				Risi	ng e	dge	of	selecte	ed PR	S in	out c	can	start t	he LE	TIMI	ΞR	

2 FALLING Falling edge of selected PRS input can start the LET  3 BOTH Both the rising or falling edge of the selected PRS in LETIMER  17:16 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions  15:12 PRSCLEARSEL 0x0 RW PRS Clear Select  Determines which PRS input can clear the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  4 PRSCH4 PRS Channel 3 selected as input  5 PRSCH6 PRS Channel 5 selected as input  6 PRSCH6 PRS Channel 6 selected as input  7 PRSCH7 PRS Channel 7 selected as input  8 PRSCH8 PRS Channel 8 selected as input  9 PRSCH9 PRS Channel 9 selected as input  10 PRSCH10 PRS Channel 10 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 10 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH1 PRS Channel 11 selected as input  11 PRSCH1 PRS Channel 11 selected as input  12 PRSCH0 PRS Channel 12 selected as input  14 PRSCH1 PRS Channel 13 selected as input  15 PRSCH1 PRS Channel 12 selected as input  16 PRSCH1 PRS Channel 13 selected as input  17 PRSCH1 PRS Channel 13 selected as input  18 PRSCH1 PRS Channel 13 selected as input  19 PRSCH1 PRS Channel 13 selected as input  2 PRSCH2 PRS Channel 2 selected as input  4 PRSCH4 PRS Channel 3 selected as input  5 PRSCH5 PRS Channel 3 selected as input	
17:16 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions  15:12 PRSCLEARSEL 0x0 RW PRS Clear Select  Determines which PRS input can clear the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRSCH6 PRS Channel 5 selected as input  6 PRSCH6 PRS Channel 6 selected as input  7 PRSCH7 PRS Channel 7 selected as input  8 PRSCH8 PRS Channel 8 selected as input  9 PRSCH9 PRS Channel 9 selected as input  10 PRSCH10 PRS Channel 9 selected as input  11 PRSCH11 PRS Channel 10 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH0 PRS Stop Select  Determines which PRS input can stop the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 1 selected as input  3 PRSCH1 PRS Channel 1 selected as input  4 PRSCH1 PRS Channel 1 selected as input  5 PRSCH2 PRS Channel 2 selected as input  7 PRSCH1 PRS Channel 3 selected as input  9 PRSCH1 PRS Channel 3 selected as input  1 PRSCH1 PRS Channel 3 selected as input  1 PRSCH1 PRS Channel 4 selected as input  4 PRSCH4 PRS Channel 5 selected as input  5 PRSCH4 PRS Channel 5 selected as input	TIMER
15:12 PRSCLEARSEL 0x0 RW PRS Clear Select  Determines which PRS input can clear the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  4 PRSCH3 PRS Channel 3 selected as input  5 PRSCH4 PRS Channel 4 selected as input  6 PRSCH5 PRS Channel 5 selected as input  7 PRSCH6 PRS Channel 6 selected as input  8 PRSCH7 PRS Channel 7 selected as input  9 PRSCH8 PRS Channel 9 selected as input  10 PRSCH10 PRS Channel 10 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11 PRSCH10 PRS Channel 11 selected as input  11 PRSCH10 PRS Channel 11 selected as input  11 PRSCH10 PRS Channel 11 selected as input  11 PRSCH10 PRS Channel 12 selected as input  12 PRSCH0 PRS Channel 1 selected as input  14 PRSCH1 PRS Channel 2 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRSCH5 PRS Channel 5 selected as input	nput can start the
Determines which PRS input can clear the LETIMER.   Value	nation in 1.2 Conven-
Value         Mode         Description           0         PRSCH0         PRS Channel 0 selected as input           1         PRSCH1         PRS Channel 1 selected as input           2         PRSCH2         PRS Channel 2 selected as input           3         PRSCH3         PRS Channel 3 selected as input           4         PRSCH4         PRS Channel 4 selected as input           5         PRSCH5         PRS Channel 5 selected as input           6         PRSCH6         PRS Channel 6 selected as input           7         PRSCH7         PRS Channel 7 selected as input           8         PRSCH8         PRS Channel 8 selected as input           9         PRSCH9         PRS Channel 9 selected as input           10         PRSCH10         PRS Channel 10 selected as input           11         PRSCH11         PRS Channel 11 selected as input           11:10         Reserved         To ensure compatibility with future devices, always write bits to 0. More inform tions           9:6         PRSSTOPSEL         0x0         RW         PRS Stop Select           Determines which PRS input can stop the LETIMER.         Value         Mode         Description           0         PRSCH0         PRS Channel 0 selected as input         1	
0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9.6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 1 selected as input 1 PRSCH1 PRS Channel 2 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 3 selected as input 5 PRSCH3 PRS Channel 3 selected as input 5 PRSCH4 PRS Channel 3 selected as input 5 PRSCH6 PRS Channel 3 selected as input	
1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH6 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 11:10 Reserved To ensure stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 1 selected as input 1 PRSCH1 PRS Channel 2 selected as input 2 PRSCH1 PRS Channel 3 selected as input 3 PRSCH1 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH4 PRS Channel 4 selected as input 5 PRSCH6 PRS Channel 5 selected as input	
2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRS Channel 4 selected as input	
3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More informations 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 1 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 3 selected as input 5 PRSCH4 PRS Channel 4 selected as input	
4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	
5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRS Channel 4 selected as input	
6 PRSCH6 PRS Channel 6 selected as input 7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More informations 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	
7 PRSCH7 PRS Channel 7 selected as input 8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	
8 PRSCH8 PRS Channel 8 selected as input 9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	
9 PRSCH9 PRS Channel 9 selected as input 10 PRSCH10 PRS Channel 10 selected as input 11 PRSCH11 PRS Channel 11 selected as input 11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions 9:6 PRSSTOPSEL 0x0 RW PRS Stop Select Determines which PRS input can stop the LETIMER.  Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	
10 PRSCH10 PRS Channel 10 selected as input  11 PRSCH11 PRS Channel 11 selected as input  11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More informations  9:6 PRSSTOPSEL 0x0 RW PRS Stop Select  Determines which PRS input can stop the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRS Channel 5 selected as input	
11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions  9:6 PRSSTOPSEL 0x0 RW PRS Stop Select  Determines which PRS input can stop the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRS Channel 5 selected as input	
11:10 Reserved To ensure compatibility with future devices, always write bits to 0. More inform tions  9:6 PRSSTOPSEL 0x0 RW PRS Stop Select  Determines which PRS input can stop the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRSCH5 PRS Channel 5 selected as input	
9:6 PRSSTOPSEL 0x0 RW PRS Stop Select  Determines which PRS input can stop the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRSCH5 PRS Channel 5 selected as input	
Determines which PRS input can stop the LETIMER.  Value Mode Description  0 PRSCH0 PRS Channel 0 selected as input  1 PRSCH1 PRS Channel 1 selected as input  2 PRSCH2 PRS Channel 2 selected as input  3 PRSCH3 PRS Channel 3 selected as input  4 PRSCH4 PRS Channel 4 selected as input  5 PRSCH5 PRS Channel 5 selected as input	nation in 1.2 Conven-
ValueModeDescription0PRSCH0PRS Channel 0 selected as input1PRSCH1PRS Channel 1 selected as input2PRSCH2PRS Channel 2 selected as input3PRSCH3PRS Channel 3 selected as input4PRSCH4PRS Channel 4 selected as input5PRSCH5PRS Channel 5 selected as input	
0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	
PRSCH1 PRS Channel 1 selected as input PRSCH2 PRS Channel 2 selected as input PRSCH3 PRS Channel 3 selected as input PRSCH4 PRS Channel 4 selected as input PRSCH5 PRS Channel 5 selected as input	
PRSCH2 PRS Channel 2 selected as input  PRSCH3 PRS Channel 3 selected as input  PRSCH4 PRS Channel 4 selected as input  PRSCH5 PRS Channel 5 selected as input	
PRSCH3 PRS Channel 3 selected as input PRSCH4 PRS Channel 4 selected as input PRSCH5 PRS Channel 5 selected as input	
PRSCH4 PRS Channel 4 selected as input  PRSCH5 PRS Channel 5 selected as input	
5 PRSCH5 PRS Channel 5 selected as input	
·	
6 PRSCH6 PRS Channel 6 selected as input	
7 PRSCH7 PRS Channel 7 selected as input	
8 PRSCH8 PRS Channel 8 selected as input	
9 PRSCH9 PRS Channel 9 selected as input	
10 PRSCH10 PRS Channel 10 selected as input	
11 PRSCH11 PRS Channel 11 selected as input	

Bit	Name	Reset Acc	ess Description
5:4	Reserved		lity with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	PRSSTARTSEL	0x0 RW	PRS Start Select
	Determines which F	PRS input can start the L	ETIMER.
	Value	Mode	Description
	0	PRSCH0	PRS Channel 0 selected as input
	1	PRSCH1	PRS Channel 1 selected as input
	2	PRSCH2	PRS Channel 2 selected as input
	3	PRSCH3	PRS Channel 3 selected as input
	4	PRSCH4	PRS Channel 4 selected as input
	5	PRSCH5	PRS Channel 5 selected as input
	6	PRSCH6	PRS Channel 6 selected as input
	7	PRSCH7	PRS Channel 7 selected as input
	8	PRSCH8	PRS Channel 8 selected as input
	9	PRSCH9	PRS Channel 9 selected as input
	10	PRSCH10	PRS Channel 10 selected as input
	11	PRSCH11	PRS Channel 11 selected as input

## 22. CRYOTIMER - Ultra Low Energy Timer/Counter





#### **Quick Facts**

### What?

The CRYOTIMER is a timer capable of providing wakeup events/interrupts after deterministic intervals in all energy modes, including EM4.

### Why?

The CRYOTIMER enables the chip to remain in the lowest energy modes for long durations, while keeping track of time and being able to wake up at regular intervals, all with an absolute minimum current consumption.

#### How?

Using a counter running on a prescaled Low Frequency Oscillator, the CRYOTIMER can provide periodic wakeup events with a very wide period range.

### 22.1 Introduction

The CRYOTIMER is a 32 bit counter which operates on a low frequency oscillator, and is capable of running in all energy modes. It can provide periodic wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a very wide range of periods for the interrupts facilitating flexible ultra-low energy operation.

Because of its simplicity, the CRYOTIMER is a lower energy solution for periodically waking up the MCU compared to the RTCC.

#### 22.2 Features

- · 32 bit Counter
- · Works in all the energy modes
- · Only External and Power-On resets reset the CRYOTIMER
- · Interrupt/wake up event after deterministic intervals
- PRS Output
- · Debug mode
  - · Configurable to either run or stop when processor is stopped (break)

## 22.3 Functional Description

## 22.3.1 Block Diagram

An overview of the CRYOTIMER is shown in Figure 22.1 CRYOTIMER Block Overview on page 765.




Figure 22.1. CRYOTIMER Block Overview

### 22.3.2 Operation

The desired low frequency oscillator for the CRYOTIMER operation can be selected by using OSCSEL in CRYOTIMER\_CTRL. The selection must be made before enabling the CRYOTIMER, and it must be ensured that the selected oscillator is ready. This can be checked by observing LFXORDY or LFRCORDY (depending upon the oscillator selection) in CMU\_STATUS. Note that the ULFRCO is always ready.

By default the CRYOTIMER is held in reset. It can be started by setting EN in CRYOTIMER\_CTRL. The CRYOTIMER, when running, is reset by clearing EN.

The timer counts at a frequency determined by PRESC in CRYOTIMER\_CTRL. This value should be set before the CRYOTIMER is enabled. Setting PRESC to 0 gives the maximum resolution, while higher values allow longer periods, see Table 22.1 CRYOTIMER Resolution vs Maximum Wakeup Event/Interrupt Period, F<sub>CRYOCLK</sub> = 32768 Hz on page 766.

The 32-bit Counter provides 32 different options for selecting the duration between the Wakeup events. The selected duration is specified by CRYOTIMER PERIODSEL. It should be configured before the CRYOTIMER is enabled.

$$T_{WU} = (2^{PRESC} \times 2^{PERIODSEL})/f_{CRYOCLK}$$

Figure 22.2. Duration Between the CRYOTIMER Wakeup Events in Seconds

Table 22.1. CRYOTIMER Resolution vs Maximum Wakeup Event/Interrupt Period, FCRYOCLK = 32768 Hz

CRYOTIMER_CTRL_PRESC	Resolution, 2 <sup>PRESC</sup> /f <sub>CRYOCLK</sub>	Maximum Wakeup event/Interrupt Period
DIV1	30.5 µs	36.4 hours
DIV2	61 µs	72.8 hours
DIV4	122 μs	145.6 hours
DIV8	244 μs	12 days
DIV16	488 μs	24 days
DIV32	977 μs	48 days
DIV64	1.95 ms	97 days
DIV128	3.91 ms	194 days

The 32-bit counter value of the CRYOTIMER can be read using the CRYOTIMER\_CNT register.

The PRS output pulses of the CRYOTIMER are 1 CRYOCLK clock cycle wide. However, if the PRESC and PERIODSEL are both set to 0, the width of these pulses will be half CRYOCLK time period.

The CRYOTIMER wakeup events set the flag in the CRYOTIMER\_IF. Interrupt on this event can be enabled by using the CRYOTIM-ER\_IEN register.

The CRYOTIMER is always reset by the External Pin and Power-On resets. Additionally, by using EMU\_CTRL, it can also be configured to reset by Watchdog, lockup, and system request resets.

Note: The CRYOTIMER configuration bits/registers should only be changed when EN in CRYOTIMER\_CTRL is cleared.

### 22.3.3 Debug Mode

When the CPU is halted in debug mode, the CRYOTIMER can be configured to either continue to run or to be frozen. This is configured using DEBUGRUN in CRYOTIMER CTRL.

## 22.3.4 Energy Mode Availability

The CRYOTIMER is available in all energy modes. Wakeup from EM2 Deep Sleep and EM3 Stop to EM0 Active can be performed using the regular interrupt as discussed in 22.3.2 Operation. To generate wakeup events during EM4 Hibernate/Shutoff, EM4WU in CRYOTIMER\_EM4WUEN must be set to 1. Since the interrupt flag serves as the wakeup source, it must be cleared by software after exiting a low energy mode. Refer to 10. EMU - Energy Management Unit for details on how to configure the EMU.

# 22.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CRYOTIMER_CTRL	RW	Control Register
0x004	CRYOTIMER_PERIODSEL	RW	Interrupt Duration
0x008	CRYOTIMER_CNT	R	Counter Value
0x00C	CRYOTIMER_EM4WUEN	RW	Wake Up Enable
0x010	CRYOTIMER_IF	R	Interrupt Flag Register
0x014	CRYOTIMER_IFS	W1	Interrupt Flag Set Register
0x018	CRYOTIMER_IFC	(R)W1	Interrupt Flag Clear Register
0x01C	CRYOTIMER_IEN	RW	Interrupt Enable Register

## 22.5 Register Description

22.5.1 C	RYOTIN	/IER	_СТ	RL	- Cc	ontr	ol R	egis	ter																					
Offset														Bit	Posit	ion														
0x000	33	29	78	27	26	25	24	23	22	21	20	19	9	17	5 5	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	·					•						·		·						•				0x0			0	O X O	0	0
Access																								M			i	<u>}</u>	R ≪	₩ M
Name																								PRESC			I.	OSCSEL	DEBUGRUN	N EN
Bit	Name					Re	eset			Ac	cess	D	esc	cripti	on															
31:8	Reser															nvei	n-													
7:5	PRES	С				0x	0			RW	/	Р	res	cale	Sett	ng														
	These	bits	sel	ect t	he p	ores	calir	ıg fa	ctor																					
	Value					М	ode					D	esc	criptio	n															_
	0					DI	V1					L	F C	Scilla	tor fre	que	ency	und	ivide	ed										_
	1					DI	V2					L	F C	Scilla	tor fre	eque	ency	divi	ded	by 2	2									
	2					DI	V4					L	F C	Scilla	tor fre	eque	ency	divi	ded	by 4	4									
	3					DI	V8					L	F C	Scilla	tor fre	eque	ency	divi	ded	by 8	3									
	4					DI	V16					L	F C	Scilla	tor fre	que	ency	divi	ded	by '	16									

5 6	DIV32 DIV64	LF Oscillator frequency divided by 32  LF Oscillator frequency divided by 64
7	DIV128	LF Oscillator frequency divided by 128

4	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
3:2	OSCSEL	0x0	RW	Select Low Frequency Oscillator

These bits select the low frequency oscillator for the CRYOTIMER operation. This field should be set after the oscillator to be selected is ready.

	Value	Mode		Description
	0	DISABLED		Output is driven low
	1	LFRCO		Select Low Frequency RC Oscillator
	2	LFXO		Select Low Frequency Crystal Oscillator
	3	ULFRCO		Select Ultra Low Frequency RC Oscillator
1	DEBUGRUN	0	RW	Debug Mode Run Enable
	Set this bit to enable C	CRYOTIMER to r	run in debu	g mode.

Bit	Name	Reset	Access	Description
0	EN	0	RW	Enable CRYOTIMER
	Set this bit to start the selected is ready.	CRYOTIMER.	Clear this b	bit to reset the CRYOTIMER. This bit should be set after the oscillator to be

# 22.5.2 CRYOTIMER\_PERIODSEL - Interrupt Duration

	_	<u> </u>				
Offset				Bit Position		
0x004	28 29 27 27 28 26 29 20 30	25 24 23 23	2 2 5	5 8 7 9 5 4	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Reset						0x20
Access						RW
Name						PERIODSEL
Bit	Name	Reset	Access	Description		
31:6	Reserved	To ensure contions	mpatibility v	vith future devices, alwa	ays write bits to 0. More	information in 1.2 Conven-
5:0	PERIODSEL	0x20	RW	Interrupts/Wakeup E	Events Period Setting	
	Defines the duration b	petween the Inte	errupts/Wak	eup events based on t	he pre-scaled clock.	
	Value			Description		
	0			Wakeup event after e	very Pre-scaled clock cy	cle.
	1			Wakeup event after 2	Pre-scaled clock cycles	
	2			Wakeup event after 4	Pre-scaled clock cycles	
	3			Wakeup event after 8	Pre-scaled clock cycles	
	4			Wakeup event after 1	6 Pre-scaled clock cycle	S.
	5			Wakeup event after 3	2 Pre-scaled clock cycle	S.
	6			Wakeup event after 6	4 Pre-scaled clock cycle	S.
	7			Wakeup event after 1	28 Pre-scaled clock cycl	es.
	8			Wakeup event after 2	56 Pre-scaled clock cycl	es.
	9			Wakeup event after 5	12 Pre-scaled clock cycl	es.
	10			Wakeup event after 1	k Pre-scaled clock cycle	S.
	11			Wakeup event after 2	k Pre-scaled clock cycle	S.
	12			Wakeup event after 4	k Pre-scaled clock cycle	S.
	13			Wakeup event after 8	k Pre-scaled clock cycle	S.
	14			Wakeup event after 1	6k Pre-scaled clock cycl	es.
	15			Wakeup event after 3	2k Pre-scaled clock cycl	es.
	16			Wakeup event after 6	4k Pre-scaled clock cycl	es.
	17			Wakeup event after 1	28k Pre-scaled clock cyc	cles.
	18			Wakeup event after 2	56k Pre-scaled clock cyc	cles.
	19			Wakeup event after 5	12k Pre-scaled clock cyc	cles.
	20			Wakeup event after 1	M Pre-scaled clock cycle	÷S.
	21			Wakeup event after 2	M Pre-scaled clock cycle	ès.
	22			Wakeup event after 4	M Pre-scaled clock cycle	9S.

Bit	Name	Reset	Access	Description
	23			Wakeup event after 8M Pre-scaled clock cycles.
	24			Wakeup event after 16M Pre-scaled clock cycles.
	25			Wakeup event after 32M Pre-scaled clock cycles.
	26			Wakeup event after 64M Pre-scaled clock cycles.
	27			Wakeup event after 128M Pre-scaled clock cycles.
	28			Wakeup event after 256M Pre-scaled clock cycles.
	29			Wakeup event after 512M Pre-scaled clock cycles.
	30			Wakeup event after 1024M Pre-scaled clock cycles.
	31			Wakeup event after 2048M Pre-scaled clock cycles.
	32			Wakeup event after 4096M Pre-scaled clock cycles.

# 22.5.3 CRYOTIMER\_CNT - Counter Value

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset		00000000000000000000000000000000000000																														
Access																٥	۲															
Name																Ė	<u>-</u>															

Bit	Name	Reset	Access	Description
31:0	CNT	0x00000000	R	Counter Value
	These bits hold the Co	ounter value.		

# 22.5.4 CRYOTIMER\_EM4WUEN - Wake Up Enable

Offset															Bi	t Pc	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	စ	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																RW
Name																																EM4WU

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EM4WU	0	RW	EM4 Wake-up Enable
	Write 1 to enable wak	ke-up request, w	rite 0 to dis	sable wake-up request.

# 22.5.5 CRYOTIMER\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	1	10	တ	8	7	9	5	4	က	2	_	0
Reset			•		•			•												•						•	•	•				0
Access																																2
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	R	Wakeup Event/Interrupt
	Set when the Wakeu	p event/Interrup	t occurs.	

# 22.5.6 CRYOTIMER\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	1	0
Reset																																0
Access																																X
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	W1	Set PERIOD Interrupt Flag
	Write 1 to set the PE	RIOD interrupt f	flag	

# 22.5.7 CRYOTIMER\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	2	4	က	2	1	0
Reset										•										•					•							0
Access																																(R)W1
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	(R)W1	Clear PERIOD Interrupt Flag
	Write 1 to clear the		. •	ling returns the value of the IF and clears the corresponding interrupt flags

# 22.5.8 CRYOTIMER\_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					•																											0
Access																																ΑM
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	RW	PERIOD Interrupt Enable
	Enable/disable the P	ERIOD interrupt		

## 23. VDAC - Digital to Analog Converter





#### **Quick Facts**

### What?

The VDAC is designed for low energy consumption, but can also provide very good performance. It can convert digital values to analog signals at up to 500 kilo samples/second with 12-bit accuracy.

### Why?

The VDAC can be used to generate accurate analog signals for sound, sensors and other applications, using only a limited amount of energy.

#### How?

The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available down to Energy Mode 3.

#### 23.1 Introduction

The Voltage Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The VDAC may be used for a number of different applications such as sensor interfaces or sound output.

#### 23.2 Features

- · 500 ksamples/s operation
- · Two single ended output channels
  - · Can be combined into one differential output
- Integrated prescaler with division factor selectable between 1-128
- · Selectable voltage reference
  - · Internal low noise 2.5V
  - · Internal low noise 1.25V
  - · Internal low power 2.5V
  - Internal low power 1.25V
  - AVDD
  - · External Pin Reference
- · Conversion triggers
  - · Data write
  - · PRS input
  - · Refresh timer
  - LESENSE
- · Automatic refresh timer
  - · Selection from 16-64 DAC\_CLK cycles
  - · Individual refresh enable for each channel
- · Interrupt generation on buffer empty or finished conversion
  - · Separate interrupt flags for each channel
- · PRS output pulse on finished conversion
  - · Separate line for each channel
- · DMA request on buffer empty
  - · Separate request for each channel
- · Support for offset and gain calibration
- · Output to dedicated pins or APORT bus
- · Internal connections to ADC and ACMP
- · Sine generation mode
- · Asynchronous clocking mode

## 23.3 Functional Description

An overview of the VDAC module is shown in the figure below.




Figure 23.1. VDAC Overview

### 23.3.1 Power Supply

The VDAC module power (V<sub>OPA</sub>) is derived from the AVDD supply pin.

MIN(AVDD, IOVDD)

### 23.3.2 I/O Pin Considerations

The maximum usable analog signal that can be seen on external VDAC outputs depends on several factors: whether the signal is routed through the APORT, whether overvoltage is enabled, and on the IOVDD/AVDD supply voltages, as shown in the Table 23.1 Maximum Usable IO Voltage on page 776 table.

**Maximum IO Voltage (APORT Maximum IO Voltage (APORT** Maximum IO Voltage (APORT UN-**USED and OVT Enabled/ UNUSED, OVT Enabled) USED**, OVT Disabled) Disabled) VDAC External VREF In-N/A MIN(AVDD, IOVDD) MIN(AVDD, IOVDD)

MIN(AVDD, IOVDD + 2 V)

Table 23.1. Maximum Usable IO Voltage

### 23.3.3 Enabling and Disabling a Channel

A VDAC channel is enabled by writing 1 to the CHxEN and disabled by writing 1 to CHxDIS in VDACn CMD. The channel enabled status can be read by polling the CHxENS bit in VDACn STATUS. This bit will go high immediately following a write to CHxEN. After disabling a channel the CHxENS bit will stay high until the VDAC channel is completely disabled.

Software should configure the VDAC before enabling a channel. Software must not write to any of the following registers while either CH0ENS or CH1ENS are set:

VDACn\_CTRL

**VDAC Pin** 

VDAC Outputs

puts

- VDACn CHxCTRL
- VDACn OPAxTIMER

A VDAC channel will not begin driving its output before it is enabled and has received a conversion trigger, see 23.3.4.3 Conversion Trigger. After a channel is enabled it will listen for trigger sources specified in TRIGMODE in VDACn\_CHxCTRL. If TRIGMODE is set to SW, SWPRS or SWREFRESH and a value was written to CHxDATA or COMBDATA before enabling the channel a conversion will start immediately when the channel is enabled. When disabling a channel any pending triggers are flushed.

MIN(AVDD, IOVDD)

### 23.3.4 Conversions

The VDAC consists of two channels (channel 0 and 1) with separate 12-bit data registers (VDACn\_CH0DATA and VDACn\_CH1DATA). These can be used to produce two independent single ended outputs or the channel 0 register can be used to drive both outputs in differential mode. The VDAC supports two conversion modes: continuous and sample/off.

### 23.3.4.1 Continuous Mode

In continuous mode the VDAC channels will drive their outputs continuously with the data in the VDACn\_CHxDATA registers. A channel is configured in continuous mode by programming the CONVMODE bitfield in VDACn\_CHxCTRL to CONTINUOUS. This mode will maintain the output voltage and no manual refresh is needed.

In continuous mode the SETTLETIME field in VDACn OPAxTIMER should be programmed to zero to achive the maximum update rate.

### 23.3.4.2 Sample/Off Mode

In sample/off mode the VDAC will only drive the output for a limited time per conversion. A channel is configured in sample/off mode by programming the CONVMODE bitfield in VDACn\_CHxCTRL to SAMPLEOFF. How long the channel should drive the output can be controlled by programming the SETTLETIME field in the VDACn\_OPAxTIMER register. The VDAC will drive the output for SETTLE-TIME  $f_{DAC\_CLK}$  cycles before tristating the output again (and therefore if SETTLETIME is set to zero, the output will never be driven when using sample/off mode).

### 23.3.4.3 Conversion Trigger

Conversions can only be done while a channel is enabled, see 23.3.3 Enabling and Disabling a Channel.

If TRIGMODE is programmed to SW, SWPRS or SWREFRESH a conversion can be started by writing to the VDACn\_CHxDATA register. The data registers are also mapped to a combined data register, VDACn\_COMBDATA, where the data values for both channels can be written simultaneously. Writing to this register will trigger all enabled channels.

If TRIGMODE is programmed to PRS or SWPRS, a conversion can be started by an incoming pulse on the PRS channel selected in PRSSEL in VDACn\_CHxCTRL. The PRSASYNC bit in VDACn\_CHxCTRL determines if the VDAC expects a PRS pulse coming from a synchronous or asynchronous PRS producer.

If TRIGMODE is programmed to REFRESH or SWREFRESH a conversion will start on an overflow of the internal refresh timer. See 23.3.10 Refresh Timer.

If TRIGMODE is programmed to LESENSE a conversion will start when the LESENSE block sends a request. This setting needs to be selected whenever the channel is under LESENE control.

## 23.3.4.4 PRS Triggers

PRS triggers can be used to set a constant sample frequency, for instance by using a TIMER. In order to get a jitter-free sample rate, set DACCLKMODE to SYNC, set the CH0PRESCRST bit and clear the PRSASYNC bit. Note that this is only possible for channel 0.

The PRSASYNC bit tells whether the VDAC expects a synchronous PRS producer or not. When this bit is cleared, the PRS pulse must come from a synchronous producer and HFPERCLK must be running (this clock is turned off in EM2 and below). When PRSASYNC is set, the corresponding PRS channels should also bet configued as asynchronous (see the PRS chapter).

When either DACCLKMODE is set to ASYNC or the PRSASYNC bit is set, the sample frequency cannot be guaranteed to be jitter-free with respect to the PRS pulses.

The PRS frequency should never be higher than 0.5 MHz (the fastest possible sample rate). In addition the PRS frequency should not be higher than f<sub>HFPERCLK</sub>/12 (in synchronous mode). If the PRS frequency is set too high, some PRS pulses will be dropped and the output can jitter.

## 23.3.5 Reference Selection

These voltage references are available and are selected by programming the REFSEL field in VDACn CTRL.

- Internal 1.25 V Low Noise Bandgap Reference
- Internal 2.5 V Low Noise Bandgap Reference
- Internal 1.25 V Low Power Bandgap Reference
- · Internal 2.5 V Low Power Bandgap Reference
- AVDD

· External Pin

#### 23.3.6 Warmup Time and Initial Conversion

When a channel is first enabled it needs to warm up. This is performed automatically during the first conversion. The time required to warm up depends on the programmed DRIVESTRENGTH field in VDACn\_OPAx\_CTRL. In Table 23.2 VDAC Warmup Time on page 778 the minimum WARMUPTIME field for each drive strength is specified. Software is responsible for programming the correct value to WARMUPTIME before enabling a channel. If the time is programmed too short, an undefined voltage may be output until the VDAC settles.

The CHxWARM bits in VDACn STATUS are set when the warmup period has completed.

A consequence of the warmup period is that in continuous mode, the first conversion might take longer than the following conversions. In order to make sure all samples have the same timing, perform a dummy conversion to make the VDAC settle to a known voltage first.

Table 23.2. VDAC Warmup Time

DRIVESTRENGTH	WARMUPTIME
0	100 μs
1	85 µs
2	8 µs
3	8 µs

### 23.3.7 Analog Output

The output selection for each VDAC channel is configured in the VDACn\_OPAx\_OUT registers. Each VDAC channel has its own main output pin, VDACn\_OUTx, that can be enabled with MAINOUTEN. In addition, several alternate outputs can be selected. These are enabled by first setting ALTOUTEN and then setting the corresponding bit(s) in ALTOUTPADEN. The VDAC output can also be routed to APORT by setting APORTOUTEN and configuring the APORTOUTSEL field to select the desired APORT.

The VDAC outputs also have direct internal connections to ADCs and ACMPs. These outputs are always enabled and can be selected by configuring the input selection for the ADC/ACMP.

In sample/off mode the VDAC will only drive the output for the duration programmed in SETTLETIME (in VDACn\_OPAx\_TIMER register) for each incoming conversion trigger. In continuous mode the VDAC will continue to drive the output until the channel is disabled. However, note that also in this mode a conversion trigger is needed before the output is enabled. See 23.3.3 Enabling and Disabling a Channel and 23.3.4.3 Conversion Trigger.

## 23.3.8 Output Mode

The two VDAC channels can act as two separate single ended channels or be combined into one differential channel. This is selected through the DIFF bit in VDACn\_CTRL.

## 23.3.8.1 Single Ended Output

When operating in single ended mode, the channel 0 output is on VDACn\_OUT0 and the channel 1 output is on VDACn\_OUT1. The output voltage can be calculated using Figure 23.2 VDAC Single Ended Output Voltage on page 778

 $V_{OUT} = V_{VDACn OUTx} - V_{SS} = V_{ref} x CHxDATA/4095$ 

Figure 23.2. VDAC Single Ended Output Voltage

where CHxDATA is a 12-bit unsigned integer.

## 23.3.8.2 Differential Output

When operating in differential mode, both VDAC outputs are used. The differential conversion uses VDACn\_CH0DATA as source. The positive output is on VDACn\_OUT1 and the negative output is on VDACn\_OUT0. Since the output can be negative, it is expected that

the data is written in 2's complement form with the MSB of the 12-bit value being the signed bit. The output voltage can be calculated using Figure 23.3 VDAC Differential Output Voltage on page 779:

V<sub>OUT</sub> = V<sub>VDACn OUT1</sub> - V<sub>VDACn OUT0</sub> = V<sub>ref</sub> x CH0DATA/2047

## Figure 23.3. VDAC Differential Output Voltage

where CH0DATA is a 12-bit signed integer. The common mode voltage is  $V_{ref}/2$ .

When using differential mode, the user must make sure that both channels are set up identically. I.e. VDACn\_CH0CTRL and VDACn\_CH1CTRL must be programmed to identical values (with the exception that the PRSSEL bitfield is allowed to be programmed differently for usage together with the OUTENPRS feature). Similarly the user must program VDACn\_OPA0TIMER and VDACn\_OPA1TIMER to identical values.

#### 23.3.9 Async Mode

The VDAC is default clocked from HFPERCLK, which is automatically turned off in EM2/3. In order to allow VDAC operation in EM2/3 an internal oscillator can be selected for the VDAC by setting the DACCLKMODE bitfield in VDACn\_CTRL to ASYNC. Before entering EM2/3 software must make sure the channel is enabled first by polling CHxENS in VDACn\_STATUS. Entering EM2/3 with an enabled VDAC channel while DACCLKMODE is set to SYNC is a programming error and will lead to EM23ERRIF getting set to 1.

In asynchronous mode both VDAC channels are not necessarily triggered synchronous to each other and therefore the user should not assume that e.g. PRS, refresh or VDACn\_COMBDATA based conversion triggers are observed by both channels at the same time. In differential mode both channels will operate in lock step, even while using the asynchronous clocking mode.

#### 23.3.10 Refresh Timer

The VDAC includes an internal refresh timer. The refresh timer is automatically started if a channel selects either REFRESH or SWRE-FRESH for TRIGMODE and the channel is enabled. The refresh timer will count the number of f<sub>DAC\_CLK</sub> cycles programmed in RE-FRESHPERIOD before wrapping and generating a conversion trigger.

#### 23.3.11 Clock Prescaling

The VDAC has an internal clock prescaler, which can divide the input clock by any factor between 1 and 128, by setting the PRESC field in VDACn\_CTRL. The resulting DAC\_CLK is used by the converter core and the frequency is given by Figure 23.4 VDAC Clock Prescaling on page 779:

$$f_{DAC CLK} = f_{IN CLK} / (PRESC + 1)$$

## Figure 23.4. VDAC Clock Prescaling

where  $f_{IN\_CLK}$  is the input clock frequency. The  $f_{DAC\_CLK}$  must be programmed to be at most 1 MHz. When the DACCLKMODE is set to SYNC, the input clock frequency is  $f_{HFPERCLK}$ . When DACCLKMODE is set to ASYNC, an internal 12Mhz oscillator is used. In this mode it is required that the PRESC field be program to 11 or higher.

The prescaler runs continuously when either of the channels are enabled. When running with a prescaler setting higher than 0, there will be an unpredictable delay from the time the conversion was triggered to the time the actual conversion takes place. This is because the conversions are controlled by the prescaled clock and the conversion can arrive at any time during a prescaled clock (DAC\_CLK) period. A second reason for unpredictable delay between a trigger and the associated conversion is that the activity on one channel can impact whether the VDAC reference is warm or not and therefore it can impact whether warmup is required when using the other channel. The uncertainty related to the clock prescaler can be addressed by using CH0PRESCRST. If the CH0PRESCRST bit in VDACn\_CTRL is set, the prescaler will be reset every time a conversion is triggered on channel 0. This leads to a predictable latency between channel 0 trigger and conversion (assuming the warmup sequence is deterministic as well). If channel 0 is used in continuous mode, the warmup sequence will only apply to its first conversion and software can use the CH0WARM status bit to determine if the VDAC has warmed up.

### 23.3.12 High Speed

The VDAC is able to do conversions up to 400 ksamples/s. In order to reach the maximum conversion rate it is recommended to configure the VDAC in the following way:

- 1. Make f<sub>DAC CLK</sub> 1 Mhz
- 2. Set TRIGMODE to SW
- 3. Program SETTLETIME in OPAx\_TIMER to 0

- 4. Set up a DMA transfer from a buffer in RAM to CHxDATA
- 5. Set CONVMODE to CONTINUOUS

### 23.3.13 Sine Generation Mode

The VDAC contains an automatic sine-generation mode, which is enabled by setting the SINEMODE bit in VDACn\_CTRL. In this mode, the VDAC data is overridden with a conversion data taken from a sine lookup table. The sine signal is controlled by the PRS line selected by CH0PRSSEL in VDACn\_CH0CTRL. When the line is high, a sine wave will be produced. Each period, starting at 0 degrees, is made up of 16 samples and the frequency is given by Figure 23.5 VDAC Sine Generation on page 780. In case OUTENPRS equals 1, lowering the PRS line selected by CH0PRSSEL will reset the sine output to 0 degrees resulting in a voltage of Vref/2 on the output channel. In case OUTENPRS equals 0, lowering the PRS line selected by CH0PRSSEL will stop progress of the sine wave at the sample currently being output (and the sine will therefore not be reset to 0 degrees when raising the PRS line again).

$$f_{sine} = f_{HFPERCLK} / 32 x (PRESC + 1)$$

Figure 23.5. VDAC Sine Generation

Sine mode is supported only for the fastest configuration of the VDAC in continuous mode. Therefore the CONVMODE bitfield needs to be set to CONTINUOUS and the SETTLETIME bitfield in VDACn\_OPAxTIMER need to be programmed to zero for the used channel(s) in order to use sine generation mode. The TRIGMODE bitfield needs to be programmed to PRS for any channel used for sine generation mode. The other trigger modes are not supported.

The SINE wave will be output on channel 0 and therefore requires that this channel is enabled by writing 1 to CH0EN in the VDACn\_CMD register. If DIFF is set in VDACn\_CTRL, the sine wave will be output on both channels, but inverted. Note that when OUTENPRS in VDACn\_CTRL is set, the sine output will be reset to 0 degrees when the PRS line selected by CH1PRSSEL is low.




Figure 23.6. VDAC Sine Mode

## 23.3.14 Interrupt Flags

The VDAC has several interrupt flags, indicating state transitions and error conditions.

In addition to the VDAC interrupt flags the VDAC registers contain interrupt flags for the OPAMP modules. See The OPAMP chapter for more information on these flags.

### 23.3.14.1 Conversion Done

The Conversion Done (CHxCD) interrupt flags are set when a conversion is complete. The flags are set after a channel has driven the output with the new code for the time programmed in SETTLETIME in VDACn OPAxTIMER.

## 23.3.14.2 Buffer Level

The Buffer Level (CHxBL) interrupt flags are set when there is space available in CHxDATA. These flags are initially set, get cleared when CHxDATA is written and set again when the value is used for a conversion.

### 23.3.14.3 Overflow/Underflow

If CHxDATA is written to while CHxBL is cleared, the channel overflow flag (CHxOF) will be set. If a new conversion is triggered (e.g. via PRS) before data is written to CHxDATA (CHxDATA is empty) the channel underflow flag (CHxUF) will be set.

### 23.3.14.4 EM2/3 Sleep Error

The VDAC can only operate in EM2/3 when DACCLKMODE is set to ASYNC. If EM2 or EM3 is entered while a channel is enabled and DACCLKMODE is set to SYNC the EM23ERRIF flag will be set.

## 23.3.15 PRS Outputs

The VDAC has two PRS outputs which will carry a one cycle (HFPERCLK) high pulse when the corresponding channel has finished a conversion. Only available when DACCLKMODE is set to SYNC.

### 23.3.16 DMA Request

Each channel sends a DMA request when there is space in the channel's data register (VDACn\_CHxDATA). These registers are initially empty and also become empty every time a conversion is triggered. The request is cleared when VDACn\_CHxDATA is written.

### 23.3.17 LESENSE Trigger Mode

The VDAC can be controlled by LESENSE by programming the TRIGMODE field in VDACn\_CHxCTRL to LESENSE. In LESENSE mode the conversion data can come from either VDACn\_CHxDATA registers or LESENSE registers, depending on the LESENSE configuration. The trigger events are also controlled by the LESENSE state machine. See the LESENSE chapter for more information.

### 23.3.18 Opamps

The VDAC includes a set of highly configurable opamps that can be accessed with the VDAC registers. OPA0 and OPA1 is used for the output stages of the two VDAC channels, but can be used as standalone opamps if the VDAC channels are not in use. Opamps with higher numbers are completely standalone. For a detailed description see the OPAMP chapter.

### 23.3.19 Calibration

The VDAC contains a calibration register, VDACn\_CAL, where calibration values for both offset and gain correction can be written. The required (gain) calibration values depend on the chosen reference and on whether the main or alternative VDAC output is used. The Device Information page provides the required trim values depending on reference choice and output selection in the DEVINFO\_VDACnMAINCAL, DEVINFO\_VDACnALTCAL, and DEVINFO\_VDACnCH1CAL locations.

The OPAMPs contain a calibration register, VDACn\_OPAx\_CAL, where calibration values for both offset and gain correction can be written. The required calibration settings depend on the chosen DRIVESTRENGTH. The required calibration values can be found in the Device Information pages. For a given OPAMP x, the calibration settings for DRIVESTRENGTH n can be found in DEVINFO\_OPAx-CALn.

## 23.3.19.1 Channel 1 Calibration

For channel 1, the factory calibration values are only accurate for the main output. When using the alternative outputs or APORT, the error on the output may be larger than the data sheet values (even when loading values from DEVINFO\_VDACn\_ALTCAL). To get accurate output from channel 1, either use the main output or perform manual calibration.

## 23.3.19.2 Manual Calibration

To manually calibrate the VDAC:

- 1. Enable CH0 and CH1 in their desired modes
- 2. Set both channel outputs to 80% of full-scale by setting VDACn CHxDATA = 0xCCC
- 3. Measure CH0 output and sweep VDACn\_CAL.GAINERRTRIM until the smallest calibration error is found
- 4. Measure CH1 output and sweep VDACn CAL.GAINERRTRIMCH1 until the smallest calibration error is found

The calibration error is given by

$$e = abs(V_{out}/(V_{REF} * 0.8) - 1)$$

## Figure 23.7. Calibration Error

where  $V_{\text{out}}$  is the measured voltage at the pin and  $V_{\text{REF}}$  is the reference voltage.

Note that even if only CH1 is going to be used, the full calibration procedure should be followed. It is permissible to skip CH1 calibration if only CH0 is used. The following parameters influence the calibration. A change in any of these might require a re-calibration:

- VDACn CTRL.REFSEL
- VDACn OPAx OUT.MAINOUTEN
- VDACn\_OPAx\_OUT.ALTOUTEN
- VDACn\_OPAx\_CTRL.DRIVESTRENGTH

### 23.3.20 Warmup Mode

If the WARMUPMODE field in VDACn\_CTRL is set to KEEPINSTANDBY, the VDAC keeps internal bias currents running between conversions. It does not reduce the startup time, but it can help reduce noise from the VDAC to other analog peripherals, like the ADC or ACMP.

# 23.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	VDACn_CTRL	RW	Control Register
0x004	VDACn_STATUS	R	Status Register
0x008	VDACn_CH0CTRL	RW	Channel 0 Control Register
0x00C	VDACn_CH1CTRL	RW	Channel 1 Control Register
0x010	VDACn_CMD	W1	Command Register
0x014	VDACn_IF	R	Interrupt Flag Register
0x018	VDACn_IFS	W1	Interrupt Flag Set Register
0x01C	VDACn_IFC	(R)W1	Interrupt Flag Clear Register
0x020	VDACn_IEN	RW	Interrupt Enable Register
0x024	VDACn_CH0DATA	RWH	Channel 0 Data Register
0x028	VDACn_CH1DATA	RWH	Channel 1 Data Register
0x02C	VDACn_COMBDATA	W	Combined Data Register
0x030	VDACn_CAL	RW	Calibration Register
0x0A0	VDACn_OPA0_APORTREQ	R	Operational Amplifier APORT Request Status Register
0x0A4	VDACn_OPA0_APORTCONFLICT	R	Operational Amplifier APORT Conflict Status Register
0x0A8	VDACn_OPA0_CTRL	RW	Operational Amplifier Control Register
0x0AC	VDACn_OPA0_TIMER	RW	Operational Amplifier Timer Control Register
0x0B0	VDACn_OPA0_MUX	RW	Operational Amplifier Mux Configuration Register
0x0B4	VDACn_OPA0_OUT	RW	Operational Amplifier Output Configuration Register
0x0B8	VDACn_OPA0_CAL	RW	Operational Amplifier Calibration Register
0x0C0	VDACn_OPA1_APORTREQ	R	Operational Amplifier APORT Request Status Register
0x0C4	VDACn_OPA1_APORTCONFLICT	R	Operational Amplifier APORT Conflict Status Register
0x0C8	VDACn_OPA1_CTRL	RW	Operational Amplifier Control Register
0x0CC	VDACn_OPA1_TIMER	RW	Operational Amplifier Timer Control Register
0x0D0	VDACn_OPA1_MUX	RW	Operational Amplifier Mux Configuration Register
0x0D4	VDACn_OPA1_OUT	RW	Operational Amplifier Output Configuration Register
0x0D8	VDACn_OPA1_CAL	RW	Operational Amplifier Calibration Register
0x0E0	VDACn_OPA2_APORTREQ	R	Operational Amplifier APORT Request Status Register
0x0E4	VDACn_OPA2_APORTCONFLICT	R	Operational Amplifier APORT Conflict Status Register
0x0E8	VDACn_OPA2_CTRL	RW	Operational Amplifier Control Register
0x0EC	VDACn_OPA2_TIMER	RW	Operational Amplifier Timer Control Register
0x0F0	VDACn_OPA2_MUX	RW	Operational Amplifier Mux Configuration Register
0x0F4	VDACn_OPA2_OUT	RW	Operational Amplifier Output Configuration Register
0x0F8	VDACn_OPA2_CAL	RW	Operational Amplifier Calibration Register

## 23.5 Register Description

# 23.5.1 VDACn\_CTRL - Control Register

Offset															Bi	it Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	0		•	0		•	2	OXO					00X0	•	•								0x0			0	0	0				0
Access	R W			₩			2	≥ Y					X ≪										X ≪			₩	₹	R M				RW W
Name	DACCLKMODE			WARMUPMODE			000000000000000000000000000000000000000	KETKESHPEKIOU					PRESC										REFSEL			CHOPRESCRST	OUTENPRS	SINEMODE				DIFF

Bit	Name	Reset	Access	Description
31	DACCLKMODE	0	RW	Clock Mode
	Selects DAC clock so	ource from synch	ronous or	asynchronous - with respect to Peripheral Clock - clock source
	Value	Mode		Description
	0	SYNC		Uses HFPERCLK to generate DAC_CLK, DAC will run with static settings in EM2 in this mode
	1	ASYNC		Uses internal VDAC oscillator to generate DAC_CLK. DAC will be available in EM2
30:29	Reserved	To ensure cor	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
28	WARMUPMODE	0	RW	Warm-up Mode
	Select Warm-up Mod	e for DAC		
	Value	Mode		Description
	0	NORMAL		DAC is shut off after each sample off conversion
	1	KEEPINSTAN	IDBY	DAC is kept in standby mode between sample off conversions
27:26	Reserved	To ensure cor	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
25:24	REFRESHPERIOD	0x0	RW	Refresh Period
				e refreshed with the period set in REFRESHPERIOD if the channel in

Select refresh counter period. A channel x will be refreshed with the period set in REFRESHPERIOD if the channel in VDACn\_CHxCTRL has its TRIGMODE set to REFRESH or SWREFRESH.

Value	Mode	Description
0	8CYCLES	All channels with enabled refresh are refreshed every 8 DAC_CLK cycles
1	16CYCLES	All channels with enabled refresh are refreshed every 16 DAC_CLK cycles
2	32CYCLES	All channels with enabled refresh are refreshed every 32 DAC_CLK cycles

Bit	Name	Reset	Access	Description
	3	64CYCLES		All channels with enabled refresh are refreshed every 64 DAC_CLK cycles
23	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
22:16	PRESC	0x00	RW	Prescaler Setting for DAC Clock
	Selected DAC clock (DAC_CLK)	source (as selec	ted by DAC	CCLKMODE) is prescaled by PRESC+1 to generated DAC clock
	Value	Description		
	PRESC	Clock division PRESC+1.	factor of	- -
15:11	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10:8	REFSEL	0x0	RW	Reference Selection
	Select reference			
	Value	Mode		Description
	0	1V25LN		Internal low noise 1.25 V bandgap reference
	1	2V5LN		Internal low noise 2.5 V bandgap reference
	2	1V25		Internal 1.25 V bandgap reference
	3	2V5		Internal 2.5 V bandgap reference
	4	VDD		AVDD reference
	6	EXT		External pin reference
7	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	CH0PRESCRST	0	RW	Channel 0 Start Reset Prescaler
	Select if prescaler (	determining DAC	_CLK rate)	is reset on channel 0 start.
	Value			Description
	0			Prescaler not reset on channel 0 start
	1			Prescaler reset on channel 0 start
5	OUTENPRS	0	RW	PRS Controlled Output Enable
	Enable PRS Contro			
	Value			Description
	0			DAC output enable always on
	1			DAC output enable controlled by PRS signal selected for CH1
4	SINEMODE	0	RW	Sine Mode
	Enable/disable sine	mode.		

Bit	Name	Reset	Access	Description					
	0			Sine mode disabled. Sine reset to 0 degrees					
	1			Sine mode enabled					
3:1	Reserved	with future devices, always write bits to 0. More information in 1.2 Conven-							
0	DIFF	0	RW	Differential Mode					
	Select single en	ded or differential	mode.						
	Value			Description					
	0			Single ended output					
	1			Differential output					

# 23.5.2 VDACn\_STATUS - Status Register

Offset															Bi	t Po	siti	ion															
0x004	31	30	53	78	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	5	2 σ	0 00	1 (	۷ ر	ם ע	, .	4	က	7	_	0
Reset		0	0	0		0	0	0		0	0	0		0	0	0											c	, ,	5	_	_	0	0
Access		~	~	~		~	2	22		2	2	2		2	~	22											2	: 1	צ	22	~	~	<u>~</u>
Name		OPA2OUTVALID	OPA10UTVALID	OPA00UTVALID		OPA2WARM	OPA1WARM	OPA0WARM		OPA2ENS	OPA1ENS	OPA0ENS		OPA2APORTCONFLICT	OPA1APORTCONFLICT	OPA0APORTCONFLICT											CH1WARM		CHOWAKIM	CH1BL	CH0BL	CH1ENS	CHOENS
Bit	Na	me					Re	set			Ac	ces	s [	Des	crip	tion	1																
31	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions																																
30	OPA2OUTVALID 0 R OPA2 Output Valid Status																																
	OPA2 output is settled externally at the load. In PRS triggered mode this status flag is not used (and remains 0).																																
29	OPA1OUTVALID 0 R <b>OPA1 Output Valid Status</b>																																
	OPA1 output is settled externally at the load. In PRS triggered mode this status flag is not used (and remains 0).																																
28	OPA0OUTVALID 0 R <b>OPA0 Output Valid Status</b> OPA0 output is settled externally at the load. In PRS triggered mode this status flag is not used (and remains 0).																																
				ut is	set	tled																_				`							
27	Re	serv	red				To tion		ure	com	pati	bility	/ witi	h fu	ture	dev	/ices	s, al	way	/S W	rite i	bits	to (	D. M	ore	info	rmat	ion	in	1.2	Coi	nver	1-
26			VAR				0				R				2 W																		
					and	out		is er	nable	ed. I		RS t								flag	is no	ot u	ısed	(an	d re	emai	ns 0	). —					
25			VAR			4	0		-	1	R	<b>70</b> 4			1 W					ei		_4.		<b>(</b>	al		0	,					
24			s wa VAR		and	out	put 0	is er	арі	ea. I	n Pi R	KS 1			.0 W					пад	is no	οτ ι —	isea	(an	a re	emai	ns 0	). —					
24					and	l out		is er	nable	ed. I		RS t								flaq	is no	ot u	ısed	(an	d re	emai	ns 0	).					
23		serv						ens																`			rmat		in	1.2	Coi	nver	7-
22	OP	A2E	NS				0				R		(	OPA	2 E	nab	led	Sta	tus	;													
	Thi	s bit	t is s	et v	vher	n OF	PA2	is eı	nabl	ed																							
21	OP	A1E	NS				0				R		(	OPA	1 E	nab	led	Sta	tus	,							_						
	Thi	s bit	t is s	et v	vher	n OF	PA1	is eı	nabl	ed																							
20	OP	A0E	NS				0				R		(	OPA	0 E	nab	led	Sta	tus														
	Thi	s bit	t is s	et v	vher	n OF	PA0	is ei	nabl	ed																							
10	ο-						T-				4:			ı. <i>c</i>	4							L : L -					(			10	0		

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

tions

Reserved

19

Bit	Name	Reset	Access	Description						
18	OPA2APORTCON- FLICT	0	R	OPA2 Bus Conflict Output						
	1 if any of the APORT	s being request	ed by the (	OPA2 are also being requested by another peripheral.						
17	OPA1APORTCON- FLICT	0	R	OPA1 Bus Conflict Output						
	1 if any of the APORT	s being request	ed by the 0	OPA1 are also being requested by another peripheral.						
16	OPA0APORTCON- FLICT	0	R	OPA0 Bus Conflict Output						
	1 if any of the APORTs being requested by the OPA0 are also being requested by another peripheral.									
15:6	Reserved	To ensure cor tions	o ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven- ions							
5	CH1WARM	0	R	Channel 1 Warm						
	This bit is set when cl	nannel 1 is warn	n.							
4	CH0WARM	0	R	Channel 0 Warm						
	This bit is set when cl	nannel 0 is warn	n.							
3	CH1BL	1	R	Channel 1 Buffer Level						
	This bit is set when the	ere is space for	new data	in CH1DATA.						
2	CH0BL	1	R	Channel 0 Buffer Level						
	This bit is set when the	ere is space for	new data	in CH0DATA.						
1	CH1ENS	0	R	Channel 1 Enabled Status						
	This bit is set when cl	nannel 1 is enat	oled.							
0	CH0ENS	0	R	Channel 0 Enabled Status						
	This bit is set when cl	nannel 0 is enat	oled.							

# 23.5.3 VDACn\_CH0CTRL - Channel 0 Control Register

Offset				Bit Position					
0x008	33 33 25 28 29 27 27	22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	7 19 70	- 6 7 4 6 7	11 0 6	8 2	0 0 4	ω 2 <del>-</del>	0
Reset				0×0		0	0×0		0
Access				RW		₩ W	A W		S.
Name				SEL		PRSASYNC	TRIGMODE		CONVMODE
				PRSSEL		PRS/	TRIG		CON
Bit	Name	Reset Acc	ess Descr	iption					
31:16	Reserved	To ensure compatible tions	ility with futui	re devices, always wr	ite bits to 0.	More ir	nformation in	1.2 Conve	n-
15:12	PRSSEL	0x0 RW	Chanr	nel 0 PRS Trigger Se	lect				
	Select Channel 0 PF	RS input channel.							
	Value	Mode	Descri	iption					_
	0	PRSCH0	PRS c	ch 0 triggers a convers	sion.				<del></del>
	1	PRSCH1	PRS c	ch 1 triggers a convers	sion.				
	2	PRSCH2	PRS c	ch 2 triggers a convers	ion.				
	3	PRSCH3	PRS c	ch 3 triggers a convers	sion.				
	4	PRSCH4	PRS c	ch 4 triggers a convers	sion.				
	5	PRSCH5	PRS c	ch 5 triggers a convers	sion.				
	6	PRSCH6	PRS c	ch 6 triggers a convers	sion.				
	7	PRSCH7	PRS c	ch 7 triggers a convers	sion.				
	8	PRSCH8	PRS c	ch 8 triggers a convers	sion.				
	9	PRSCH9	PRS c	ch 9 triggers a convers	sion.				
	10	PRSCH10	PRS c	ch 10 triggers a conve	rsion.				
	11	PRSCH11	PRS c	ch 11 triggers a conver	rsion.				_
11:9	Reserved	To ensure compatible tions	ility with futu	re devices, always wr	ite bits to 0.	More in	nformation in	1.2 Conve	n-
8	PRSASYNC	0 RW	Chanr	nel 0 PRS Asynchror	nous Enable	9			
	Set this bit to 1 to tre	eat PRS channel as asy	nchronous						
7	Reserved	To ensure compatible tions	ility with futui	re devices, always wr	ite bits to 0.	More ir	nformation in	1.2 Conve	n-
6:4	TRIGMODE	0x0 RW	Chanr	nel 0 Trigger Mode					
	Select Channel 0 co	nversion trigger.							
	Value	Mode	Descri	iption					
	0	SW	Chann	nel 0 is triggered by Cl	H0DATA or 0	COMBE	DATA write		_
	1	PRS	Chann	nel 0 is triggered by Pf	RS input				

Bit	Name	Reset	Access	Description				
	2	REFRESH		Channel 0 is triggered by Refresh timer				
	3	SWPRS		Channel 0 is triggered by CH0DATA/COMBDATA write or PRS input				
	4	SWREFRES	SH	Channel 0 is triggered by CH0DATA/COMBDATA write or Refresh timer				
	5	LESENSE		Channel 0 is triggered by LESENSE				
3:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-				
0	CONVMODE	0	RW	Conversion Mode				
	Configure convers	ion mode.						
	Value	Mode		Description				
	0	CONTINUO	US	DAC channel 0 is set in continuous mode				
	1	SAMPLEOF	F	DAC channel 0 is set in sample/off mode				

# 23.5.4 VDACn\_CH1CTRL - Channel 1 Control Register

Offset				Bit Po	osition						
0x00C	30 330 27 27 27 28	22 24 22 23 23 23 23	20 20	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 4 6 2	1 0 0	n ω	7	9 2 4	ю 0 <del>г</del>	. 0
Reset					0×0		0		0x0		0
Access					Z. X.		₩ W		Z W		Z.
							ç		Щ		_
Name					PRSSEL		PRSASYNC		TRIGMODE		CONVMODE
Bit	Name	Reset	Access	Description	1						
31:16	Reserved	To ensure cor tions	mpatibility v	vith future dev	vices, always wi	rite bits to	0. Moi	re in	formation in	1.2 Conve	en-
15:12	PRSSEL	0x0	RW	Channel 1 I	PRS Trigger Se	elect					
	Select Channel 1 PR	S input channel.									
	Value	Mode		Description							
	0	PRSCH0		PRS ch 0 tri	iggers a conver	sion.					
	1	PRSCH1		PRS ch 1 tri	iggers a convers	sion.					
	2	PRSCH2		PRS ch 2 tri	iggers a convers	sion.					
	3	PRSCH3		PRS ch 3 tri	iggers a convers	sion.					
	4	PRSCH4		PRS ch 4 tri	iggers a convers	sion.					
	5	PRSCH5		PRS ch 5 tri	iggers a convers	sion.					
	6	PRSCH6		PRS ch 6 tri	iggers a convers	sion.					
	7	PRSCH7		PRS ch 7 tri	iggers a convers	sion.					
	8	PRSCH8		PRS ch 8 tri	iggers a convers	sion.					
	9	PRSCH9		PRS ch 9 tri	iggers a convers	sion.					
	10	PRSCH10		PRS ch 10 t	riggers a conve	ersion.					
	11	PRSCH11		PRS ch 11 t	riggers a conve	rsion.					
11:9	Reserved	To ensure cortions	mpatibility v	vith future dev	vices, always wi	rite bits to	0. Moi	re in	formation in	1.2 Conve	en-
8	PRSASYNC	0	RW	Channel 1 I	PRS Asynchro	nous Ena	ble				
	Set this bit to 1 to trea	at PRS channel	as asynchr	onous							
7	Reserved	To ensure cortions	mpatibility v	vith future dev	vices, always wi	rite bits to	0. Moi	re in	formation in	1.2 Conve	en-
6:4	TRIGMODE	0x0	RW	Channel 1	Trigger Mode						
	Select Channel 1 con	version trigger.									
	Value	Mode		Description							
	0	SW		Channel 1 is	s triggered by C	H1DATA o	or COI	МВС	OATA write		
	1	PRS		Channel 1 is	s triggered by P	RS input					

Bit	Name	Reset	Access	Description						
	2	REFRESH		Channel 1 is triggered by Refresh timer						
	3	SWPRS		Channel 1 is triggered by CH1DATA/COMBDATA write or PRS input						
	4	SWREFRESH	1	Channel 1 is triggered by CH1DATA/COMBDATA write or Refresh time						
	5	LESENSE		Channel 1 is triggered by LESENSE						
3:1	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-						
0	CONVMODE	0	RW	Conversion Mode						
	Configure convers	ion mode.								
	Value	Mode		Description						
	0	CONTINUOU	IS	DAC channel 1 is set in continuous mode						

## 23.5.5 VDACn\_CMD - Command Register

Offset	Bit Position
0x010	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
Reset	0 0 0 0 0 0
Access	M M M M M M M M M M M M M M M M M M M
Name	OPAZDIS OPAZDIS OPAZDIS OPAGEN CH1DIS CH1DIS CH0DIS CH0DIS

Bit	Name	Reset	Access	Description
31:22	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21	OPA2DIS	0	W1	OPA2 Disable
	Disables OPA2.			
20	OPA2EN	0	W1	OPA2 Enable
	Enables OPA2			
19	OPA1DIS	0	W1	OPA1 Disable
	Disables OPA1.			
18	OPA1EN	0	W1	OPA1 Enable
	Enables OPA1			
17	OPA0DIS	0	W1	OPA0 Disable
	Disables OPA0.			
16	OPA0EN	0	W1	OPA0 Enable
	Enables OPA0			
15:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	CH1DIS	0	W1	DAC Channel 1 Disable
	Disables DAC Chann	nel 1		
2	CH1EN	0	W1	DAC Channel 1 Enable
	Enables DAC Chann	el 1.		
1	CH0DIS	0	W1	DAC Channel 0 Disable
	Disables DAC Chann	nel 0.		
0	CH0EN	0	W1	DAC Channel 0 Enable
	Enables DAC Chann	el 0		

## 23.5.6 VDACn\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on															
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	: [	- (	2 6	n 0	<b>5</b> 1	_	9	2	4	က	2	_	0
Reset		0	0	0						0	0	0		0	0	0	0									_	_	0	0	0	0	0	0
Access		ď	2	2						2	ď	2		2	œ	2	œ									r	<u>~</u>	œ	œ	œ	2	œ	2
Name		OPA2OUTVALID	OPA10UTVALID	OPA00UTVALID						OPA2PRSTIMEDERR	OPA1PRSTIMEDERR	OPA0PRSTIMEDERR		OPAZAPORTCONFLICT	OPA1APORTCONFLICT	OPA0APORTCONFLICT	EM23ERR									CH1BL	CH0BL	CH1UF	CH0UF	CH10F	CH00F	CH1CD	СНОСД
Bit	Na	ıme					Re	eset			Ac	ces	s	Des	crip	tion																	
31		eserv	/ed				То		sure	con								s, alı	way	/S W	rite	bits	s to	0. M	ore	in	form	natic	n in	1.2	Coi	nver	7-
30	OF	PA20	DUT	VAL	.ID		0				R			OPA	\3 O	utp	ut V	alid	IInt	terr	upt	Fla	g										
	OF	PA2	outp	ut is	se	ttled	ext	terna	ally a	at th	e loa	ad																					
29	OF	PA10	DUT	VAL	.ID		0				R		(	OPA	1 0	utp	ut V	alid	IInt	terr	upt	Fla	g										
	OF	PA1	outp	ut is	se	ttled	ext	terna	ally a	at th	e loa	ad																					
28	OF	PA0C	DUT	VAL	.ID		0				R			OPA	(0 O	utp	ut V	alid	IInt	terr	upt	Fla	g										
	OF	PA0	outp	ut is	se	ttled	ext	terna	ally a	at th	e loa	ad																					
27:23	Re	eserv	/ed					ens ns	sure	con	npati	bility	/ wit	h fu	ture	dev	vices	s, alı	way	/S W	rite	bits	s to	0. M	ore	in	form	natic	n in	1.2	Col	nver	7-
22		PA2F ERR	PRS	TIM	E-		0				R			OPA	2 P	RS	Trig	ger	Мс	ode	Err	or I	nte	rup	t FI	ag							
	Inc	dicat	es tl	nat i	n TI	ME	DΡ	RS 1	trigg	erec	d mo	de,	the	neg	ative	e ed	ge o	f the	e P	RS	puls	se c	ame	e be	fore	th	e O	PA	outp	ut w	/as v	/alid	l.
21		PA1F ERR	PRS	TIM	E-		0				R			OPA	1 P	RS	Trig	ger	Mc	ode	Err	or I	ntei	rup	t FI	ag							
	Inc	dicat	es tl	nat i	n TI	ME	DΡ	RS 1	trigg	erec	d mo	de,	the	neg	ative	e ed	ge o	f the	e P	RS	puls	se c	ame	e be	fore	th	e O	PA (	outp	ut w	as v	/alid	l.
20		PA0F ERR	PRS	TIM	E-		0				R			OPA	0 P	RS	Trig	ger	Mc	ode	Err	or I	ntei	rup	t FI	ag							
	Inc	dicat	es tl	nat i	n TI	ME	DΡ	RS 1	trigg	erec	d mo	de,	the	neg	ative	e ed	ge o	f the	e P	RS	puls	se c	ame	e be	fore	th	e O	PA	outp	ut v	/as v	/alid	l.
19	Re	eserv	/ed					ens ns	sure	con	npati	bility	/ wit	h fu	ture	dev	vices	s, alı	way	/S W	rite	bits	s to	0. M	ore	in	form	natic	n in	1.2	Col	nver	7-
18		PA2/ ICT	APO	RTC	CON	<b> </b> -	0				R			OPA	2 B	us (	Con	flict	t Oı	utpu	ıt In	iter	rup	t Fla	g								
	1 i	f any	of t	the /	APC	DRT	s be	ing	requ	este	ed b	y the	e OF	PA0	are	also	bei	ng r	equ	uest	ed b	оу а	notl	ner p	eri	phe	eral.						
17		PA1A ICT	APO	RTC	CON	<b> </b> -	0				R			OPA	1 B	us (	Con	flict	t Oı	utpu	ıt In	iter	rup	t Fla	g								
	1 i	f any	of t	the /	APC	DRT	s be	ing	requ	este	ed b	y the	e OF	PA1	are	also	bei	ng r	equ	uest	ed b	оу а	notl	ner p	eri	phe	eral.						
10	0.5	2404		DTC	201		_							<u> </u>				<b></b>	_		.4.1	.4.											

**OPA0** Bus Conflict Output Interrupt Flag

**FLICT** 

OPA0APORTCON-

R

1 if any of the APORTs being requested by the OPA0 are also being requested by another peripheral.

16

iormation in 1.2 Conven-
ormation in 1.2 Conven-
formation in 1.2 Conven-
ormation in 1.2 Conven-

## 23.5.7 VDACn\_IFS - Interrupt Flag Set Register

23.5.7 VI	DAC	n_II	r <b>o</b> -	inte	erru	ıpt r	-ıag	Set	Ke	gist	ter																					
Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	2	20	19	2	17	16	15	4	13	12	7	9	6	ω	_	9	2	4	က	7	_	0
Reset		0	0	0		•		•		0	0	0		0	0	0	0			•						•	0	0	0	0	0	0
Access		W	W1	W						W1	W	W1		W	W	W1	W1										W	W	W	W1	W	W
Name		OPA2OUTVALID	OPA10UTVALID	OPA00UTVALID						OPA2PRSTIMEDERR	OPA1PRSTIMEDERR	OPA0PRSTIMEDERR		OPA2APORTCONFLICT	OPA1APORTCONFLICT	OPA0APORTCONFLICT	EM23ERR										CH1UF	CHOUF	CH10F	CHOOF	CH1CD	СНОСД
Bit	Na	me					Re	eset			Ac	ces	s I	Des	crip	tior																
31	Re	serv	red					ens ns	ure	con	npati	bility	/ wit	h fu	ture	dev	vices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Col	nver	7-
30	OF	A20	DUT	VAL	.ID		0				W1			Set	OPA	20	UTV	ALI	D In	terr	upt	Fla	g									
	Wr	ite 1	to s	set t	he (	OPA	201	JTV	ALIE	) int	erru	pt fla	ag																			
29	OF	A10	DUT	VAL	.ID		0 W1 Set OPA1OUTVALID Interrupt Flag																									
	Wr	ite 1	tos	set t	he (	OPA	101	JTV	ALIE	) int	erru	pt fla	ag																			
28	OF	A0C	DUT	VAL	.ID		0				W1		;	Set	OPA	00	UTV	ALI	D In	terr	upt	Fla	g									
	Wr	ite 1	to s	set t	he (	OPA	100	JTV	ALIE	) int	erru	pt fla	ag																			
27:23	Re	serv	red				To tio		ure	con	npati	bility	/ wit	th fu	ture	dev	vices	s, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Col	nver	7-
22		A2F RR	PRS	TIM	E-		0				W1		;	Set	OPA	2PI	RST	IME	DEF	RR I	nte	rrup	t FI	ag								
	Wr	ite 1	to s	set t	he (	OPA	2PF	RST	MEI	DEF	RR ir	terr	upt	flag																		
21		A1F RR	PRS	TIM	E-		0				W1		;	Set	OPA	1P	RST	IME	DEF	RR I	nte	rrup	t FI	ag								
	Wr	ite 1	to s	set t	he (	OPA	1PF	RST	MEI	DEF	RR ir	terr	upt	flag																		
20		A0F RR	PRS	TIM	E-		0				W1		;	Set	OPA	(OP	RST	IME	DEF	RR I	nte	rrup	t FI	ag								
	Wr	ite 1	tos	set t	he (	OPA	.0PF	RST	MEI	DEF	RR in	terr	upt	flag																		
19	Re	serv	⁄ed					ens ns	ure	con	npati	bility	/ wit	th fu	ture	dev	vices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	nver	1-
18		A2A ICT	PO	RTC	CON	1-	0				W1			Set	OPA	2A	POF	RTC	ONF	LIC	TIr	iteri	rupt	Fla	g							
	Wr	ite 1	to s	set t	he (	OPA	2AF	POR	TCC	NF	LICT	⊺ inte	erru	pt fla	ag																	
17		A1A ICT	PO	RTC	CON	1-	0				W1		;	Set	OPA	1A	POF	RTC	ONF	LIC	T Ir	iteri	rupt	Fla	ıg							

Write 1 to set the OPA1APORTCONFLICT interrupt flag

Bit	Name	Reset	Access	Description
16	OPA0APORTCON- FLICT	0	W1	Set OPA0APORTCONFLICT Interrupt Flag
	Write 1 to set the OP	A0APORTCON	FLICT inter	rupt flag
15	EM23ERR	0	W1	Set EM23ERR Interrupt Flag
	Write 1 to set the EM	23ERR interrup	t flag	
14:6	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	CH1UF	0	W1	Set CH1UF Interrupt Flag
	Write 1 to set the CH	1UF interrupt fla	ag	
4	CH0UF	0	W1	Set CH0UF Interrupt Flag
	Write 1 to set the CH	OUF interrupt fla	ag	
3	CH1OF	0	W1	Set CH1OF Interrupt Flag
	Write 1 to set the CH	10F interrupt fla	ag	
2	CH0OF	0	W1	Set CH0OF Interrupt Flag
	Write 1 to set the CH	OOF interrupt fla	ag	
1	CH1CD	0	W1	Set CH1CD Interrupt Flag
	Write 1 to set the CH	1CD interrupt fla	ag	
0	CH0CD	0	W1	Set CH0CD Interrupt Flag
	Write 1 to set the CH	OCD interrupt fla	aa	

# 23.5.8 VDACn\_IFC - Interrupt Flag Clear Register

Offset														Bi	t Po	sitio	on														
0x01C	33	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	3	7	_	0
Reset	0	0	0		•				0	0	0		0	0	0	0										0	0	0	0	0	0
Access	(R)W1	(R)W1	(R)W1						(R)W1	(R)W1	(R)W1		(R)W1	(R)W1	(R)W1	(R)W1										(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name	OPAZOUTVALID	OPA1OUTVALID	OPA00UTVALID						OPA2PRSTIMEDERR	OPA1PRSTIMEDERR	OPA0PRSTIMEDERR		OPA2APORTCONFLICT	OPA1APORTCONFLICT	OPA0APORTCONFLICT	EM23ERR										CH1UF	CH0UF	CH10F	CH00F	CH1CD	СНОСБ
Bit	Name						set				ces			crip																	
31	Resei	ved				To tio		ure	com	pati	bility	/ wit	h fu	ture	dev	ices	, alv	way	'S WI	ite b	its t	o 0.	Moi	re in	form	natio	n in	1.2	Cor	iven	_
30	OPA2	OUT	VAL	.ID		0				(R)	W1	(	Clea	ır Ol	PA2	OU	ΓVA	LID	Int	erru	pt F	lag									
	Write rupt fl															eturn	s th	ne va	alue	of tl	he If	= an	d cle	ears	the	cor	resp	ond	ing i	nter	-
29	OPA1	OUT	OUTVALID 0 (R)W1 Clear OPA1OUTVALID Interrupt Flag																												
						OPA1OUTVALID interrupt flag. Reading returns the value of the IF and clears the corresponding interture must be enabled globally in MSC.).													-												
28	OPA0					0				. ,	W1									erru	-	_									
	Write rupt fl															eturn	s th	ne va	alue	of tl	he II	= an	d cl	ears	the	cor	resp	ond	ing i	nter	-
27:23	Resei	ved				To tio		ure	com	pati	bility	/ wit	th fu	ture	dev	rices	, alv	way	's wi	ite b	its t	o 0.	Мог	re in:	form	natio	n in	1.2	Cor	iven	-
22	OPA2 DERF		TIMI	E-		0				(R)	W1	(	Clea	ır Ol	PA2	PRS	STIN	MED	ER	R In	terr	upt	Flaç	J							
	Write interru																retu	rns	the	valu	e of	the	IF a	nd c	lear	rs th	e cc	rres	pon	ding	I
21	OPA1 DERF		TIMI	E-		0				(R)	W1		Clea	ır Ol	PA1	PRS	STIN	MED	ER	R In	terr	upt	Flaç	J							
	Write interru																retu	rns	the	valu	e of	the	IF a	nd c	lear	rs th	e cc	rres	pon	ding	l 
20	OPA0 DERF		TIMI	E-		0				(R)	W1	(	Clea	ır O	PA0	PRS	STIN	MED	ER	R In	terr	upt	Flaç	3							
	Write interru																retu	rns	the	valu	e of	the	IF a	nd c	lear	rs th	e cc	rres	pon	ding	l 
19	Reser	ved				To tio		ure	com	pati	bility	/ wit	h fu	ture	dev	ices	, alv	way	's WI	ite b	its t	o 0.	Moi	re in	form	natio	n in	1.2	Cor	iven	-
18	OPA2 FLICT		RTC	CON	1-	0				(R)	W1		Clea	ır O	PA2	APC	ORT	СО	NFL	ICT	Inte	erru	pt F	lag							_
		Write 1 to clear the OPA2APORTCONFLICT interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).										alue	of t	he II	ond																

				VDAC - Digital to Arialog Converter
Bit	Name	Reset	Access	Description
17	OPA1APORTCON- FLICT	0	(R)W1	Clear OPA1APORTCONFLICT Interrupt Flag
	Write 1 to clear the 0 interrupt flags (This f			errupt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
16	OPA0APORTCON- FLICT	0	(R)W1	Clear OPA0APORTCONFLICT Interrupt Flag
	Write 1 to clear the 0 interrupt flags (This f			errupt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
15	EM23ERR	0	(R)W1	Clear EM23ERR Interrupt Flag
	Write 1 to clear the E flags (This feature m			ading returns the value of the IF and clears the corresponding interrupt MSC.).
14:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	CH1UF	0	(R)W1	Clear CH1UF Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ng returns the value of the IF and clears the corresponding interrupt flags
4	CH0UF	0	(R)W1	Clear CH0UF Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ng returns the value of the IF and clears the corresponding interrupt flags
3	CH1OF	0	(R)W1	Clear CH1OF Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ng returns the value of the IF and clears the corresponding interrupt flags
2	CH0OF	0	(R)W1	Clear CH0OF Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ng returns the value of the IF and clears the corresponding interrupt flags
1	CH1CD	0	(R)W1	Clear CH1CD Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ing returns the value of the IF and clears the corresponding interrupt flags
0	CH0CD	0	(R)W1	Clear CH0CD Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ing returns the value of the IF and clears the corresponding interrupt flags

23.5.9 V	'DAC	n_II	EN -	- Int	erru	ıpt E	Ξna	able	Reg	iste	r																					
Offset															Ві	it Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	7	_	0
Reset		0	0	0				•	'	0	0	0		0	0	0	0		•	'			<u>'</u>	'	0	0	0	0	0	0	0	0
Access		₩ W	¥ M	S.						Z.	₩	RW		₩ M	Z.	S.	R M								R M M	₩	₩ M	S.	₩	R M	₩ M	RW
Name		OPA2OUTVALID	OPA10UTVALID	OPA00UTVALID						OPA2PRSTIMEDERR	OPA1PRSTIMEDERR	OPA0PRSTIMEDERR		OPA2APORTCONFLICT	OPA1APORTCONFLICT	<b>OPA0APORTCONFLICT</b>	EM23ERR								CH1BL	CH0BL	CH1UF	CH0UF	CH10F	CH00F	CH1CD	СНОСД
Bit	Na	ıme					R	eset			Ac	ces	s	Des	crip	tion																
31	Re	serv	/ed					Reset Access Description  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions													1-											
30	OF	PA2C	DUT	VAL	.ID		0				RV	V		OPA	20	UTV	ALII	D In	ter	rupt	Ena	able	)									
	Er	able	dis/	able	the	OP	Ά2	OUT	VAL	ID ii	nterr	upt																				
29	OF	PA10	DUT	VAL	.ID		0				RV	V		OPA	10	UTV	ALII	D In	ter	rupt	Ena	able	)									
	Er	able	dis/	able	the	OP	A1	OUT	VAL	ID ii	nterr	upt																				
28	OF	PA0C	DUT	VAL	.ID		0				RV	V		OPA	00	UTV	ALII	D In	ter	rupt	Ena	able	)									
	Er	able	dis/	able	the	OP	'A0	OUT	VAL	ID ii	nterr	upt																				
27:23	Re	eserv	/ed					o ens	sure	con	npati	bility	/ wi	th fu	ture	dev	rices	, alv	vay	/S WI	ite k	oits	to 0.	Мо	re in	forn	natio	on ir	1.2	Coi	nver	1-
22		PA2F ERR		TIM	E-		0				RV	V		OPA	2PF	RST	IME	DEF	RR	Inte	rrup	t E	nab	le								
	Er	able	/dis	able	the	OP	Ά2	PRS	TIM	EDE	RR	inte	rrup	ot																		
21		PA1F ERR		TIM	E-		0				RV	V		OPA	1PF	RST	IME	DEF	RR	Inte	rrup	t E	nab	le								
	_																															

**OPA0PRSTIMEDERR Interrupt Enable** 

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

**OPA2APORTCONFLICT Interrupt Enable** 

**OPA1APORTCONFLICT Interrupt Enable** 

Enable/disable the OPA1PRSTIMEDERR interrupt

Enable/disable the OPA0PRSTIMEDERR interrupt

0

Enable/disable the OPA2APORTCONFLICT interrupt

RW

RW

RW

0

OPA0PRSTIME-

OPA2APORTCON-

OPA1APORTCON-

DERR

Reserved

**FLICT** 

**FLICT** 

20

19

18

17

Bit	Name	Reset	Access	Description
16	OPA0APORTCON- FLICT	0	RW	OPA0APORTCONFLICT Interrupt Enable
	Enable/disable the Ol	PA0APORTCON	IFLICT inte	errupt
15	EM23ERR	0	RW	EM23ERR Interrupt Enable
	Enable/disable the EN	M23ERR interru	ot	
14:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7	CH1BL	0	RW	CH1BL Interrupt Enable
	Enable/disable the Cl	H1BL interrupt		
6	CH0BL	0	RW	CH0BL Interrupt Enable
	Enable/disable the Cl	H0BL interrupt		
5	CH1UF	0	RW	CH1UF Interrupt Enable
	Enable/disable the Cl	H1UF interrupt		
4	CH0UF	0	RW	CH0UF Interrupt Enable
	Enable/disable the Cl	H0UF interrupt		
3	CH1OF	0	RW	CH1OF Interrupt Enable
	Enable/disable the Cl	H10F interrupt		
2	CH0OF	0	RW	CH0OF Interrupt Enable
	Enable/disable the Cl	H0OF interrupt		
1	CH1CD	0	RW	CH1CD Interrupt Enable
	Enable/disable the Cl	H1CD interrupt		
0	CH0CD	0	RW	CH0CD Interrupt Enable
	Enable/disable the Ch	H0CD interrupt		

# 23.5.10 VDACn\_CH0DATA - Channel 0 Data Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																										000	noxo					
Access																																
Name																										Y	<u> </u>					

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11:0	DATA	0x800	RWH	Channel 0 Data
	This register contains	the value which	h will be co	nverted by DAC channel 0.

## 23.5.11 VDACn\_CH1DATA - Channel 1 Data Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset				•			•		•			1					1	•	1	•						000	0000					
Access																											2					
Name																										\ - -	<u> </u>					

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure cortions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11:0	DATA	0x800	RWH	Channel 1 Data
	This register contains	the value which	n will be co	nverted by DAC channel 1.

# 23.5.12 VDACn\_COMBDATA - Combined Data Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset			•				0×800 0×800 0×800 0×800 0×800 0×800 0×800 0×800 0×800																									
Access										>	>															3	>					
Name							CH1DATA W																									

Bit	Name	Reset	Access	Description
31:28	Reserved	To ensure co tions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
27:16	CH1DATA	0x800	W	Channel 1 Data
	Data written to this re	egister will be w	ritten to DA	TA in VDACn_CH1DATA.
15:12	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
11:0	CH0DATA	0x800	W	Channel 0 Data
	Data written to this re	egister will be wi	ritten to DA	TA in VDACn_CH0DATA.

# 23.5.13 VDACn\_CAL - Calibration Register

Offset															В	it Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•												0	o XO						()	OXXO						•	•		0x4	
Access														2	} Ƴ						2	<u>}</u>									Z. M	
Name															GAINERRI RIMONI							GAINERALININ									OFFSETTRIM	

				ď		G.		P. P.
Bit	Name	Reset	Access	s Description	1			
31:20	Reserved	To ensure contions	npatibility	with future dev	rices, alv	vays write bits to 0. Mo	re information in 1.2	? Conven-
19:16	GAINERRTRIMCH1	0x8	RW	Gain Error	Trim Va	lue for CH1		
	This register contains FO_VDACnCH1CAL	•		•	n with D	evice Information value	found in DEVIN-	
15:14	Reserved	To ensure contions	npatibility	with future dev	rices, alv	vays write bits to 0. Mo	re information in 1.2	? Conven-
13:8	GAINERRTRIM	0x20	RW	Gain Error	Trim Va	lue		
		IFO_VDACnMAI	NCAL or			error trim for CH1. Pro CAL depending on ch		
7:3	Reserved	To ensure com tions	npatibility	with future dev	rices, alv	vays write bits to 0. Mo	re information in 1.2	? Conven-
2:0	OFFSETTRIM	0x4	RW	Input Buffe	r Offset	Calibration Value		
	This register contains VINFO_VDACnCH10		ouffer offs	set calibration v	alue. Pr	ogram with Device Info	rmation value found	in DDE-

## 23.5.14 VDACn\_OPAx\_APORTREQ - Operational Amplifier APORT Request Status Register

Offset	Bit Position							
0x0A0	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	, ω	7	9 2	4	3	7 -	0
Reset	C	0	0	0 0	0	0	0	
Access	α	: œ	<u>~</u>	<u>م</u> م	2	<u>~</u>	~	
Name	APORT4YREO	ORT4XRE	APORT3YREQ	APORT3XREQ APORT2YREQ	APORT2XREQ	ORT1YR	APORT1XREQ	

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus con	nnected to APOF	RT4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus con	nnected to APOF	RT4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus con	nnected to APOF	RT3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus con	nnected to APOF	RT3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus con	nnected to APOF	RT2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus con	nnected to APOF	RT2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus con	nnected to APOF	RT1X is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus con	nnected to APOF	RT2X is be	ing requested from the APORT
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 23.5.15 VDACn\_OPAx\_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register

Offset															Bi	t Pc	siti	on														
0x0A4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	∞	7	9	5	4	က	2	_	0
Reset																							0	0	0	0	0	0	0	0		
Access																							22	22	22	22	22	22	22	2		
Name																							APORT4YCONFLICT	APORT4XCONFLICT	APORT3YCONFLICT	APORT3XCONFLICT	APORT2YCONFLICT	APORT2XCONFLICT	APORT1YCONFLICT	APORT1XCONFLICT		

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YCONFLICT	0	R	1 If the Bus Connected to APORT4Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4Y is is a	also being requested by another peripheral
8	APORT4XCONFLICT	0	R	1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4X is is a	also being requested by another peripheral
7	APORT3YCONFLICT	0	R	1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3Y is is a	also being requested by another peripheral
6	APORT3XCONFLICT	0	R	1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3X is is a	also being requested by another peripheral
5	APORT2YCONFLICT	0	R	1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2Y is is a	also being requested by another peripheral
4	APORT2XCONFLICT	0	R	1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2X is is a	also being requested by another peripheral
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is a	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is a	also being requested by another peripheral
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 23.5.16 VDACn\_OPAx\_CTRL - Operational Amplifier Control Register

20.0.10	VDACI_OPAX_CTRL		Jorac			ııpıı	1161	-	11110	ı ive	gist	Ci													
Offset					1		1			Bi	t Po	sitio	on												
0x0A8	30 30 29 27 27 27	26	24	23	22	21	20	9	18	17	16	15	4	5 5	7 =	9	6	ω	7	9	2	4	က	7	- 0
Reset						0	0				0				0×0		0	0				0	_	_	0X2
Access						§ S	Z.				₩ M				ZW W		RW	Z.				ZW W	₩ M	ZW W	RW W
Name						APORTYMASTERDIS	APORTXMASTERDIS				PRSOUTMODE				PRSSEL		PRSMODE	PRSEN				OUTSCALE	HCMDIS	INCBW	DRIVESTRENGTH
Bit	Name	R	Reset			Ac	ces	s	Des	crip	tion	ı													
31:22	Reserved		o ens	sure	com	pati	bility	y wi	ith fu	ture	dev	ices	, alv	ways ı	vrite	bits t	o 0.	Мог	re in	forn	natio	on in	1.2	Col	nven-
21	APORTYMASTER- DIS	0				RV	/		APC	DRT	Bus	s Ма	ste	r Disa	ble										
	Determines if the OF APORT connected of ted bus. When 1, the bus. When 1, the se device mastering the	devic le de lecti	es to termi	mor ination	nitor on is nnel	the exp for	san pect a se	ne A ted elec	APO to be ted I	RT be from the from t	ous s om a is ig ous.	simu noth	ltan ner j	eousl periph	y by eral,	allow and	ing the	the (	OPA Ax o	x to	not pas	ma sive	ster ly lo	the oks	selec- at the
	Value								Des					11											
	0								Bus																
	1								Bus	mas	sterii	ng a	isat	Died											
20	APORTXMASTER- DIS  Determines if the OF APORT connected of ted bus. When 1, th bus. When 1, the se device mastering the	devid le de electi	will re es to eterm on of	moi inati cha	nitor on is nnel	the ex for	POR san peci	RT b ne i ted elec	ous X APO to b	( with RT I e fro bus	h PC ous : om a is ig	OSSI simu	EL , ıltar ner	neousl periph	SEL y by neral,	allov and	ing the	the OP	OPA Ax (	Ax to	o no pas	t ma sive	aste ely lo	the	selec- at the
	Value								Des	cript	ion														
	0								Bus	mas	sterii	ng e	nab	led											
	1								Bus	mas	sterii	ng d	isat	oled											
19:17	Reserved		o ens	sure	com	pati	bility	y wi	ith fu	ture	dev	ices	, alv	ways ı	vrite	bits t	o 0.	Мог	re in	forn	natio	on in	1.2	Col	nven-
16	PRSOUTMODE	0				RV	/		OPA	x P	RS (	Out	out	Selec	t										
	Selects OPAx Outpu	ıt to I	PRS.																						
	Value	N	lode						Des	cript	ion														
	0	V	VARN	Л										ole on enable		. Wa	rm s	tatu	s ind	dica	tes	that	opa	mp	S

15:14   Reserved   To ensure competibility with future devices, always write bits to 0. More informations	t	Name	Reset	Access	Description
13:10 PRSSEL 0x0 RW OPAx PRS Trigger Select  Select Channel 0 PRS input channel.    Value	_	1	OUTVALID		Outvalid status available on PRS. Outvalid status indicates that opamp output is settled externally at the load.
Select Channel 0 PRS input channel.  Value Mode Description  0 PRSCH0 PRS ch 0 triggers OPA.  1 PRSCH1 PRS ch 1 triggers OPA.  2 PRSCH2 PRS ch 2 triggers OPA.  3 PRSCH3 PRS ch 3 triggers OPA.  4 PRSCH4 PRS ch 4 triggers OPA.  5 PRSCH6 PRS ch 5 triggers OPA.  6 PRSCH6 PRS ch 6 triggers OPA.  7 PRSCH7 PRS ch 7 triggers OPA.  8 PRSCH8 PRS ch 8 triggers OPA.  9 PRSCH9 PRS ch 9 triggers OPA.  10 PRSCH10 PRS ch 10 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  9 PRSMODE 0 RW OPAX PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED TIMED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAX TIMER.  1 TIMED TIMED Trigger is considered a pulse long enough warmup sequence. The end of warmup sequence at the end of warmup sequence is cative edge of the pulse.  8 PRSEN 0 RW OPAX PRS Trigger Enable  8 PRSEN 0 RW OPAX PRS Trigger Enable  8 PRSEN 0 RW OPAX PRS Trigger Enable  PRSEN 0 OPAX is triggered by OPAXEN  1 OPAX is triggered by OPAXEN  1 OPAX is triggered by PRS input	5:14	Reserved		npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
Value Mode Description  0 PRSCH0 PRS ch 0 triggers OPA.  1 PRSCH1 PRS ch 1 triggers OPA.  2 PRSCH2 PRS ch 2 triggers OPA.  3 PRSCH3 PRS ch 3 triggers OPA.  4 PRSCH4 PRS ch 4 triggers OPA.  5 PRSCH5 PRS ch 5 triggers OPA.  6 PRSCH6 PRS ch 6 triggers OPA.  7 PRSCH7 PRS ch 7 triggers OPA.  8 PRSCH8 PRS ch 8 triggers OPA.  9 PRSCH9 PRS ch 9 triggers OPA.  10 PRSCH10 PRS ch 10 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  9 PRSMODE 0 RW OPAX PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED TIMED. The end of warmup sequence is cative edge of the pulse.  8 PRSEN 0 RW OPAX PRS Trigger Enable  Select OPAX conversion trigger.  Value Description  0 OPAX is triggered by OPAXEN  1 OPAX is triggered by PRS input  7.5 Reserved To ensure compatibility with future devices, always write bits to 0. More informations.	3:10	PRSSEL	0x0	RW	OPAx PRS Trigger Select
0 PRSCH0 PRS ch 0 triggers OPA.  1 PRSCH1 PRS ch 1 triggers OPA.  2 PRSCH2 PRS ch 2 triggers OPA.  3 PRSCH3 PRS ch 3 triggers OPA.  4 PRSCH4 PRS ch 4 triggers OPA.  5 PRSCH5 PRS ch 5 triggers OPA.  6 PRSCH6 PRS ch 6 triggers OPA.  7 PRSCH7 PRS ch 7 triggers OPA.  8 PRSCH8 PRS ch 8 triggers OPA.  9 PRSCH9 PRS ch 9 triggers OPA.  10 PRSCH10 PRS ch 10 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  9 PRSMODE O RW OPAx PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence at twe edge of the pulse.  8 PRSEN O RW OPAX PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  O OPAX is triggered by OPAxEN  1 OPAX is triggered by PRS input		Select Channel 0 PRS	S input channel.		
1 PRSCH1 PRS ch 1 triggers OPA. 2 PRSCH2 PRS ch 2 triggers OPA. 3 PRSCH3 PRS ch 3 triggers OPA. 4 PRSCH4 PRS ch 4 triggers OPA. 5 PRSCH5 PRS ch 5 triggers OPA. 6 PRSCH6 PRS ch 6 triggers OPA. 7 PRSCH7 PRS ch 7 triggers OPA. 8 PRSCH8 PRS ch 8 triggers OPA. 9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 9 PRSMODE 0 RW OPAx PRS Trigger Mode PRS trigger mode of OPA.  Value Mode Description 0 PULSED PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAXTIMER. 1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence to only the pulse.  8 PRSEN 0 RW OPAX PRS Trigger Enable  Select OPAX conversion trigger.  Value Description 0 OPAX is triggered by OPAXEN 1 OPAX is triggered by OPAXEN 1 OPAX is triggered by PRS input	-	Value	Mode		Description
2 PRSCH2 PRS ch 2 triggers OPA.  3 PRSCH3 PRS ch 3 triggers OPA.  4 PRSCH4 PRS ch 4 triggers OPA.  5 PRSCH5 PRS ch 5 triggers OPA.  6 PRSCH6 PRS ch 6 triggers OPA.  7 PRSCH7 PRS ch 7 triggers OPA.  8 PRSCH8 PRS ch 8 triggers OPA.  9 PRSCH9 PRS ch 9 triggers OPA.  10 PRSCH10 PRS ch 10 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  9 PRSMODE 0 RW OPAx PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is cative edge of the pulse.  8 PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input	_	0	PRSCH0		PRS ch 0 triggers OPA.
3 PRSCH3 PRS ch 3 triggers OPA. 4 PRSCH4 PRS ch 4 triggers OPA. 5 PRSCH5 PRS ch 5 triggers OPA. 6 PRSCH6 PRS ch 6 triggers OPA. 7 PRSCH7 PRS ch 7 triggers OPA. 8 PRSCH8 PRS ch 8 triggers OPA. 9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA.  PRS trigger mode of OPA.  Value Mode Description  O PULSED PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence is cative edge of the pulse.  B PRSEN O RW OPAX PRS Trigger Enable  Select OPAX conversion trigger.  Value Description  O OPAX is triggered by OPAXEN 1 OPAX is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations tions		1	PRSCH1		PRS ch 1 triggers OPA.
4 PRSCH4 PRS ch 4 triggers OPA.  5 PRSCH5 PRS ch 5 triggers OPA.  6 PRSCH6 PRS ch 6 triggers OPA.  7 PRSCH7 PRS ch 7 triggers OPA.  8 PRSCH8 PRS ch 8 triggers OPA.  9 PRSCH9 PRS ch 9 triggers OPA.  10 PRSCH10 PRS ch 10 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  Value Mode Description  0 PULSED PULSED PULSED Trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is cative edge of the pulse.  8 PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input		2	PRSCH2		PRS ch 2 triggers OPA.
5 PRSCH5 PRS ch 5 triggers OPA. 6 PRSCH6 PRS ch 6 triggers OPA. 7 PRSCH7 PRS ch 7 triggers OPA. 8 PRSCH8 PRS ch 8 triggers OPA. 9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 12 PRS trigger mode of OPA. 13 PRS trigger mode of OPA. 14 Value Mode Description 15 PULSED PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER. 1 TIMED TIMED TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is a cative edge of the pulse. 1 PRSEN ORW OPAX PRS Trigger Enable 1 Select OPAx conversion trigger. 1 Description 1 OPAx is triggered by OPAxEN 1 OPAx is triggered by OPAxEN 1 OPAx is triggered by PRS input 1 To ensure compatibility with future devices, always write bits to 0. More informations		3	PRSCH3		PRS ch 3 triggers OPA.
6 PRSCH6 PRS ch 6 triggers OPA. 7 PRSCH7 PRS ch 7 triggers OPA. 8 PRSCH8 PRS ch 8 triggers OPA. 9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA.  PRS trigger mode of OPA.  Value Mode Description  O PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is cative edge of the pulse.  PRSEN O RW OPAx PRS Trigger Enable  PRSEN O RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  O OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		4	PRSCH4		PRS ch 4 triggers OPA.
7 PRSCH7 PRS ch 7 triggers OPA. 8 PRSCH8 PRS ch 8 triggers OPA. 9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA.  PRSMODE 0 RW OPAX PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAXTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is a cative edge of the pulse.  PRSEN 0 RW OPAX PRS Trigger Enable  Select OPAx conversion trigger.  Value Description 0 OPAx is triggered by OPAXEN 1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		5	PRSCH5		PRS ch 5 triggers OPA.
8 PRSCH8 PRS ch 8 triggers OPA. 9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA.  PRSMODE 0 RW OPAx PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is considered at pulse long enough warmup sequence. The end of warmup sequence is considered at pulse long enough warmup sequence. The end of warmup sequence is considered at pulse long enough warmup sequence. The end of warmup sequence is considered at pulse long enough warmup sequence of the pulse.  PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		6	PRSCH6		PRS ch 6 triggers OPA.
9 PRSCH9 PRS ch 9 triggers OPA. 10 PRSCH10 PRS ch 10 triggers OPA. 11 PRSCH11 PRS ch 11 triggers OPA.  PRSMODE 0 RW OPAX PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAXTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence of the pulse.  PRSEN 0 RW OPAX PRS Trigger Enable  Select OPAX conversion trigger.  Value Description  0 OPAX is triggered by OPAXEN  1 OPAX is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		7	PRSCH7		PRS ch 7 triggers OPA.
10 PRSCH10 PRS ch 10 triggers OPA.  11 PRSCH11 PRS ch 11 triggers OPA.  PRSMODE 0 RW OPAx PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is cative edge of the pulse.  PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		8	PRSCH8		PRS ch 8 triggers OPA.
11 PRSCH11 PRS ch 11 triggers OPA.  PRSMODE 0 RW OPAx PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is cative edge of the pulse.  PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		9	PRSCH9		PRS ch 9 triggers OPA.
PRSMODE 0 RW OPAx PRS Trigger Mode  PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence.  PRSEN		10	PRSCH10		PRS ch 10 triggers OPA.
PRS trigger mode of OPA.  Value Mode Description  0 PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is cative edge of the pulse.  PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations	_	11	PRSCH11		PRS ch 11 triggers OPA.
Value Mode Description  O PULSED Trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is a ative edge of the pulse.  PRSEN O RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  O OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		PRSMODE	0	RW	OPAx PRS Trigger Mode
PULSED PULSED trigger is considered a regular asynchronous OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a pulse long enough warmup sequence. The end of warmup sequence is considered a regular asynchronous considered a regular		PRS trigger mode of	OPA.		
OPA warmup sequence. The end of warmup sequence timeout settings in OPAxTIMER.  1 TIMED TIMED trigger is considered a pulse long enough warmup sequence. The end of warmup sequence is a ative edge of the pulse.  8 PRSEN 0 RW OPAx PRS Trigger Enable  Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  7:5 Reserved To ensure compatibility with future devices, always write bits to 0. More informations	-	Value	Mode		Description
warmup sequence. The end of warmup sequence is cative edge of the pulse.  B PRSEN 0 RW OPAx PRS Trigger Enable Select OPAx conversion trigger.  Value Description  OPAx is triggered by OPAxEN  OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations	-	0	PULSED		PULSED trigger is considered a regular asynchronous pulse that starts OPA warmup sequence. The end of warmup sequence is controlled by timeout settings in OPAxTIMER.
Select OPAx conversion trigger.  Value Description  0 OPAx is triggered by OPAxEN  1 OPAx is triggered by PRS input  7:5 Reserved To ensure compatibility with future devices, always write bits to 0. More informations	_	1	TIMED		TIMED trigger is considered a pulse long enough to provide OPA warmup sequence. The end of warmup sequence is controlled by negative edge of the pulse.
Value  Description  OPAx is triggered by OPAxEN  OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		PRSEN	0	RW	OPAx PRS Trigger Enable
OPAx is triggered by OPAxEN  OPAx is triggered by PRS input  To ensure compatibility with future devices, always write bits to 0. More informations		Select OPAx conversi	ion trigger.		
1 OPAx is triggered by PRS input  7:5 Reserved To ensure compatibility with future devices, always write bits to 0. More informations	-	Value			Description
7:5 Reserved To ensure compatibility with future devices, always write bits to 0. More informations	-	0			OPAx is triggered by OPAxEN
tions	_	1			OPAx is triggered by PRS input
4 OUTSCALE 0 RW Scale OPAx Output Driving Strength	5	Reserved		npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven
, , , , , , , , , , , , , , , , , , ,		OUTSCALE	0	RW	Scale OPAx Output Driving Strength

Bit	Name	Reset	Access	Description
	Value	Mode		Description
	0	FULL		Select this for full output driving strength.
	1	HALF		Select this for half output driving strength.
3	HCMDIS	1	RW	High Common Mode Disable
				il-to-rail on input, while output still remains rail-to-rail. The input voltage to etween VSS and VDD-1.2V. Setting this bit improves output linearity when
2	INCBW	1	RW	OPAx Unity Gain Bandwidth Scale
	Unity gain bandwidth	scale.		
	Value			Description
	0			No scaling
	1			When set the unity gain bandwidth will be scaled by factor of 2.5. useful to make OPA operate faster for closed-loop gain setting greater than 3x.
1:0	DRIVESTRENGTH	0x2	RW	OPAx Operation Mode
	Selects OPAx operat	on mode.		
	Value			Description
	0			Lower accuracy with Low drive strength.
	1			Low accuracy with Low drive strength.
	2			High accuracy with High drive strength.
	3			Higher accuracy with High drive strength.

## 23.5.17 VDACn\_OPAx\_TIMER - Operational Amplifier Timer Control Register

	•	_	_			-			-																				
Offset													Bit	l Po	sitio	on													
0x0AC	33	29	28	27	56	25 24	25 23 24 25 24 25 25 24 25 25 25 25 25 25 25 25 25 25 25 25 25						17	16	15	14	13	12	7	10	6	∞	7	9	2	4	က	7	- 0
Reset												0x07										0000							
Access							RW												RW								Š	Ž	
Name									SETTIETIME	) - - 1					WARMUPTIME					WARMUPTIME							>1001	וארוט ואלוט	
Bit	Name	)				Reset			Ac	cess	s [	Desc	cript	tion															
31:26	Reser	ved				To ens	ure (	com	patii	bility	wit	h fut	ure	devi	ices	, alv	vays	s WI	rite k	oits t	o 0.	Моі	re in	form	natio	n in	1.2	Cor	iven-
25:16	SETT	LETI	ME			0x001			RW	/	(	OPA	x Oı	utpı	ıt S	ettli	ng	Tim	eou	ıt Va	lue								
	Numb	er of	cloc	ck cy	cles	to driv	e the	e ou	tput																				
15	Reser	ved				To ens	ure (	com	patii	bility	wit	h fut	ure	devi	ices	, alv	vays	s WI	rite k	oits t	o 0.	Moi	re in	form	natio	n in	1.2	Cor	iven-
14:8	WARI	MUP <sup>-</sup>	TIME	Ξ		0x07			RW	/	(	OPA	x W	arm	up	Tim	e C	our	nt Va	alue									
	OPAx	warr	nup	time	out	value																							
7:6	Reser	ved				To ens	ure	com	patii	bility	wit	h fut	ure	devi	ices	, alv	vays	s WI	rite k	oits t	0 0.	Мо	re in	form	natio	n in	1.2	Cor	iven-
5:0	STAR	TUPI	DLY			0x00			RW	/	(	OPA	x St	artı	ір 🛭	)ela	у С	oun	t Va	lue									

OPAx startup delay in us. Used only in PRS sample of mode of stand alone opamp.

# 23.5.18 VDACn\_OPAx\_MUX - Operational Amplifier Mux Configuration Register

Offset			Bit Position											
0x0B0	31 30 29 28 27	22 23 24 25 26 20 20 20 20 20 20 20 20 20 20 20 20 20	0 8 7 9 4 6 7 7 1 0 0 8 7 9 4 6 7 7 0											
Reset		0×0	0x6 0xF1											
Access		R	<u>\$</u>											
Name		RESSEL	RESINMUX NEGSEL											
Bit	Name	Reset Access	Description											
31:27	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-											
26:24	RESSEL	0x0 RW	OPAx Resistor Ladder Select											
	Configures the resi	stor ladder tap for OPAx.												
	Value	Mode	Resistor Value											
	0	RES0	R2 = 1/3 x R1											
	1	RES1	R2 = R1											
	2	RES2	R2 = 1 2/3 x R1											
	3	RES3	R2 = 2 1/5 x R1											
	4	RES4	R2 = 3 x R1											
	5	RES5	R2 = 4 1/3 x R1											
	6	RES6	R2 = 7 x R1											
	7	RES7	R2 = 15 x R1											
23:21	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-											
20	GAIN3X	1 RW	OPAx Dedicated 3x Gain Resistor Ladder											
	Selects gain of 3x.													
	Value		Description											
	0		Disables 3x gain ladder.											
	1		Enables and sets the gain to 3x. If this is set to 1, RESSEL will only be used externally by other opamps. By default this is set to 1 for dac to work properly. For stand alone opamp and to configure gain based on RESSEL value, users need to configure this to 0.											
19	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-											
18:16	RESINMUX	0x6 RW	OPAx Resistor Ladder Input Mux											
	These bits selects	the source for the input mux	to the resistor ladder											
	Value	Mode	Description											
	0	DISABLE	Set for Unity Gain											

Bit	Name	Reset	Access	Description							
	1	OPANEXT		Set for NEXTOUT(x-1) input							
	2	NEGPAD		NEG pad connected							
	3	POSPAD		POS pad connected							
	4	COMPAD		Neg pad of OPA0 connected. Direct input to support common reference.							
	5	CENTER		OPA0 and OPA1 Resmux connected to form fully differential instrumen tation amplifier.							
	6	VSS		VSS connected							
15:8	NEGSEL	0xF2	RW	OPAx Inverting Input Mux							
	These bits selects t	he source for the i	nverting in	put on OPAx							
	Mode	Value		Description							
	APORT1YCH1	48		Select APORT1YCH1							
	APORT1YCH3	49		Select APORT1YCH3							
	APORT1YCH5	50		Select APORT1YCH5							
	APORT1YCH31	63		Select APORT1YCH31							
	APORT2YCH0	80		Select APORT2YCH0							
	APORT2YCH2	81		Select APORT2YCH2							
	APORT2YCH4	82		Select APORT2YCH3							
	APORT2YCH30	95		Select APORT2YCH30							
	APORT3YCH1	112		Select APORT3YCH1							
	APORT3YCH3	113		Select APORT3YCH3							
	APORT3YCH5	114		Select APORT3YCH5							
	APORT3YCH31	127		Select APORT3YCH31							
	APORT4YCH0	144		Select APORT4YCH0							
	APORT4YCH2	145		Select APORT4YCH2							
	APORT4YCH4	146		Select APORT4YCH4							
	APORT4YCH30	159		Select APORT4YCH30							
	DISABLE	240		Input disabled							
	UG	241		Unity Gain feedback path							
	OPATAP	242		OPAxTAP as input							
	NEGPAD	243		Input from NEG PAD							
7:0	POSSEL	0xF1	RW	OPAx Non-inverting Input Mux							

Bit	Name	Reset Access	Description
	Mode	Value	Description
	APORT1XCH0	32	Select APORT1XCH0
	APORT1XCH2	33	Select APORT1XCH2
	APORT1XCH4	34	Select APORT1XCH4
	APORT1XCH30	47	Select APORT1XCH30
	APORT2XCH1	64	Select APORT2XCH1
	APORT2XCH3	65	Select APORT2XCH3
	APORT2XCH5	66	Select APORT2XCH5
	APORT2XCH31	79	Select APORT2XCH30
	APORT3XCH0	96	Select APORT3XCH0
	APORT3XCH2	97	Select APORT3XCH2
	APORT3XCH4	98	Select APORT3XCH4
	APORT3XCH30	111	Select APORT3XCH30
	APORT4XCH1	128	Select APORT4XCH1
	APORT4XCH3	129	Select APORT4XCH3
	APORT4XCH5	130	Select APORT4XCH5
	APORT4XCH31	143	Select APORT4XCH31
	DISABLE	240	Input disabled
	DAC	241	DAC as input
	POSPAD	242	POS PAD as input
	OPANEXT	243	NEXTOUT(x-1) as input. For OPA0 not applicable.
	OPATAP	244	OPAxTAP as input. For OPA2 OPA0TAP.

# 23.5.19 VDACn\_OPAx\_OUT - Operational Amplifier Output Configuration Register

Offset								В	it Po	sition														
0x0B4	30 29	28	26	24	22	21	19	1 4 1 2	16	15	<u>t</u> (7	12	1	10	6	∞	_	ه ا	ဂ	4	3	7	_	0
Reset							00×0											0x0			0	0	0	_
Access							Z.											 }			RW	Z.	RW	Z.
																								_
Name							APORTOUTSEL											ALTOUTPADEN			SHORT	APORTOUTEN	ALTOUTEN	MAINOUTEN
Bit	Name		Res	et		Acce	ss	Descri	otion															
31:24	Reserved		To e		re con	npatibili	ity w	ith future	e dev	ices, a	alwa <sub>.</sub>	ys wi	rite b	oits t	o 0. I	More	e info	orma	tior	n in	1.2	Cor	nven	1-
23:16	APORTOUT	ΓSEL	0x0	0		RW		OPAx A	APOF	RT Ou	tput													
	Select APO	RT out	put.																					
	Mode		Valu	ıe				Descrip	tion															_
	APORT1YC	H1	48					Select /	APOF	RT1Y	CH1													_
	APORT1YC	:H3	49					Select /	APOF	RT1Y	СНЗ													
	APORT1YC	:H5	50					Select /	APOF	RT1Y	CH5													
	APORT1YC	:H31	63					Select /	APOF	RT1Y	CH3	1												
	APORT2YC	:H0	80					Select /	APOF	RT2Y0	CH0													
	APORT2YC	H2	81					Select A	APOF	RT2Y0	CH2													
	APORT2YC	H4	82					Select A	APOF	RT2Y0	CH3													
	APORT2YC	H30	95					Select /	APOF	RT2Y	CH3(	)												
	APORT3YC	H1	112					Select /	APOF	RT3Y0	CH1													
	APORT3YC	:H3	113					Select /	APOF	RT3Y0	CH3													
	APORT3YC	H5	114					Select /	APOF	RT3Y0	CH5													
	APORT3YC	H31	127					Select /	APOF	RT3Y0	CH3	1												
	APORT4YC	:H0	144				Select /	APOF	RT4Y0	CH0														
	APORT4YC		145				Select /	APOF	RT4Y0	CH2														
	APORT4YC	H4	146					Select /	APOF	RT4Y(	CH4													
	APORT4YC	H30	159	159 Select APORT4YCH30													_							
15:9	Reserved		To e tion		re con	mpatibili	ity w	ith future	e dev	ices, a	alwa <sub>.</sub>	ys wi	rite k	oits to	o 0. I	More	e info	orma	tior	n in	1.2	Cor	nven	1-

		_		
Bit	Name	Reset	Access	Description
8:4	ALTOUTPADEN	0x00	RW	OPAx Output Enable Value
	Set to enable output	, clear to disable	output	
	OUT ENABLE	VALUE		Description
	OUT0	xxxx1		Alternate Output 0
	OUT1	xxx1x		Alternate Output 1
	OUT2	xx1xx		Alternate Output 2
	OUT3	JT3 x1xxx		Alternate Output 3
	OUT4	1xxxx		Alternate Output 4
3	SHORT	0	RW	OPAx Main and Alternative Output Short
	Set this to short circu	uit main and alter	native outp	outs. This will keep the outputs shorted even when the VDAC is disabled.
2	APORTOUTEN	0	RW	OPAx Aport Output Enable
	Set this to enable ap	ort output of OPA	λx.	
1	ALTOUTEN	0	RW	OPAx Alternative Output Enable
	Set this to enable alt	ernative output o	f OPAx.	
0	MAINOUTEN	1	RW	OPAx Main Output Enable
	Set this to enable ma	ain output of OPA	۸x.	

## 23.5.20 VDACn\_OPAx\_CAL - Operational Amplifier Calibration Register

Offset											Bit P	osit	ion						
0x0B8	33	30	28	i 56	25	24	22	2 8	19	<del>8</del> i	16	15	4 E	12	1 0	6	8 7 8	4	в 2 <del>г</del> о
Reset			0x0				00×0			0×0			0x4		0x0		0x7		0x7
Access			A. Y.				¥ N			W.			Z.		Z.		RW		A.W.
Name	OFFSETN						OFFSETP			GM3			В		СМЗ		CM2		CM1
Bit	Name Reset Access Description																		
31	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions											1.2 Conven-							
30:26	OF	FSETN			0x0	00		RW OPAx Inverting Input Offset Configuration Value											
	This register contains the offset calibration value for inverting input. Program with value obtained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and chosen DRIVESTRENGTH.																		
25	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions											1.2 Conven-							
24:20	OFFSETP 0x00 RW OPAx Non-Inverting Input Offset Configuration Value																		
																	vith value obtair RIVESTRENGTI		from Device
19	Re	served			To tion		comp	atibilit	y wi	th futu	ıre de	vice	s, alway	s wr	ite bits	to 0.	More information	on ir	1.2 Conven-
18:17	GN	//3			0x0	)		RW		Gm3	Trim '	√alι	ie						
		n trim co ge (DEV															obtained from GTH.	Dev	ice Information
16	Re	served			To tion		comp	atibilit	y wi	th futu	ıre de	vice	s, alway	s wr	ite bits	to 0.	More information	on ir	1.2 Conven-
15:13	G۱	Л			0x4	1	-	RW		Gm T	rim V	alue	)						
	obt		rom De														s variation. Proo number and ch		
12	Re	served			To tion		comp	atibilit	y wi	th futu	ıre de	vice	s, alway	/s wr	ite bits	to 0.	More information	on ir	1.2 Conven-
11:10	CN	13			0x0	)		RW		Comp	oensa	tior	Cap C	m3 7	rim Va	lue			
		ogram w osen DR					Devi	ce Info	rma	ition p	age (I	DEV	INFO_C	DPAx	(CALn)	depe	ending on OPAN	ЛР r	number and
9	Re	served			То	ensure	comp	atibilit	y wi	th futu	ıre de	vice	s, alway	s wr	ite bits	to 0.	More information	on ir	1.2 Conven-

	Program with value ob chosen DRIVESTREN	tained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and GTH.
4	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

**Compensation Cap Cm2 Trim Value** 

RW

8:5

CM2


tions

0x7

Bit	Name	Reset	Access	Description				
3:0	CM1	0x7	RW	Compensation Cap Cm1 Trim Value				
	Program with value obtained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and chosen DRIVESTRENGTH.							

## 24. OPAMP - Operational Amplifier





#### **Quick Facts**

#### What?

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas. With flexible gain and interconnection built-in, they can be configured to support multiple common opamp functions. All pins are available externally for filter configurations. Each opamp has a rail-to-rail input and a rail-to-rail output.

#### Why?

The opamps are included not only to save energy on a PCB compared to standalone opamps but also to reduce system cost by replacing external opamps.

#### How?

Two of the opamps are made available as part of the VDAC, while the other opamps are standalone. In addition to popular differential-to-single ended and differential-to-differential driver modes, an ADC unity gain buffer mode configuration makes it possible to isolate kickback noise. The opamps can also be configured as a multi-step cascaded PGA, and for all of the built-in modes no external components are necessary.

## 24.1 Introduction

The opamps are highly configurable general purpose opamps, suitable for simple filters and buffer applications. The 3 opamps can be configured to support various operational amplifier functions through a network of muxes with possibilities of selecting ranges of on-chip non-inverting and inverting gain configurations and selecting between outputs to various destinations. The opamps can also be configured with external feedback in addition to supporting cascade connections between two or three opamps. The opamps are rail-to-rail in and out. A user selectable mode has been added to optimize linearity, in which case the input voltage to the opamp is restricted to a range between VSS and AVDD-1.2V.

#### 24.2 Features

- · 3 individually configurable opamps
- · Opamps support rail-to-rail inputs and outputs
- · Supports the following functions
  - · General opamp mode
  - · Voltage follower unity gain
  - · Inverting input PGA
  - · Non-inverting PGA
  - · Cascaded inverting PGA
  - · Cascaded non-inverting PGA
  - · Two opamp differential amplifier
  - · Three opamp differential amplifier
  - · Dual buffer ADC driver
- · Programmable gain
- · Programmable drive strength
- Programmable start delay, warmup and settle time
- · Connection to APORT
- · Enable / Disable via PRS

· Output status to PRS

#### 24.3 Functional Description

The 3 opamps can be configured to perform various opamp functions through a network of muxes. An overview of the opamps are shown in Figure 24.1 OPAMP System Overview on page 818. Two of the 3 opamps are part of the VDAC, while the others are standalone. The outputs of the opamps can be routed to the ADC and ACMP. All 3 opamps can also take input from pins. Since OPA0 and OPA1 are part of the VDAC, special considerations needs to be taken when both VDAC channel 0/channel 1 and OPA0/OPA1 are used. For detailed explanation, refer to 24.3.5 Opamp VDAC Combination.




Figure 24.1. OPAMP System Overview

There is a set of input muxes for each opamp, making it possible to select various input sources. A more detailed view of the 3 opamps, including the mux network is shown in Figure 24.2 OPAMP Overview on page 819. The POSSEL mux connected to the positive input makes it possible to select a pin, another opamp output, or tap from the resistor network. Similarly, the NEGSEL mux on the negative input makes it possible to select a pin or a feedback path as its source. The feedback path can be unity gain, 3x gain, or selected from the resistor network for programmable gain. Each opamp has several outputs, a main output, an alternative output network, APORT output and a next output. These outputs make it possible to route the output to a pin, another opamp input, the ADC, the ACMP, or into the feedback path. For details regarding configuring the outputs, see 24.3.1.8 Output Configuration. In addition, there is also a mux to configure the resistor ladder for connection to VSS, a pin, or another opamp output.




Figure 24.2. OPAMP Overview

## 24.3.1 Opamp Configuration

Since two of the 3 OPAMPs (OPA0, OPA1) are part of the VDAC, the opamp configuration registers are located in the VDAC.

Each OPAMP can be enabled by setting OPAxEN in VDACn\_CMD and can be disabled by setting OPAxDIS in VDACn\_CMD. The enabled status of each OPAMP can be read by polling the OPAxENS bit in VDACn\_STATUS. OPAxENS goes high immediately after an OPAxEN is written and goes low when OPAxDIS is written and after OPAMP is completely disabled.

Software must not write to the following registers while OPAxENS set.

- VDACn OPAx CTRL
- VDACn OPAx TIMER
- VDACn\_OPAx\_MUX

### 24.3.1.1 Enable Sources

Opamp can be enabled either with software or PRS. The default source is software. Setting PRSEN to 1 in VDACn\_OPAx\_CTRL enables PRS mode. In PRS mode, opamp has two options, which are selectable with PRSMODE in VDACn\_OPAx\_CTRL. If PRSMODE is configured to TIMED, opamp is turned on the positive edge of PRS and stays on until PRS goes low. If PRSMODE is configured to PULSED, opamp is turned on the positive edge of PRS and stays on based on the timer configurations in VDACn\_OPAxTIMER. The PRS channel is selected by PRSSEL in VDACn\_OPAx\_CTRL.

## 24.3.1.2 Warmup Time

When an opamp is enabled some initialization time is required. The warm up period is programmable with WARMUPTIME in VDACn OPAx TIME. The OPAxWARM bit in VDACn STATUS are set when the warmup period has completed.

The warm up period depends on the selected DRIVESTRENGTH in VDACn\_OPAx\_CTRL.

Table 24.1. OPAMP Warmup Time

DRIVESTRENGTH	WARMUPTIME (µs)
0	100
1	85
2	8
3	6

#### 24.3.1.3 Settle Time

After an opamp is enabled and the warmed-up time has elapsed the output settles externally. The settle period is programmable with SETTLETIME in VDACn\_OPAx\_TIME. The OPAxOUTVALID bit in VDACn\_STATUS is set when the settle period has completed. When in use by the VDAC the default settling time is used.

The settling period depends on the load at opamp output and DRIVESTRENGTH of the opamp. Table 24.2 OPAMP Settling Time on page 820 specifies SETTLETIME settings for a load of 1KOhm and 75pF.

Table 24.2. OPAMP Settling Time

DRIVESTRENGTH	SETTLETIME (µs)
0	60
1	25
2	3
3	1

### 24.3.1.4 Startup Delay

Each opamp has an option to delay the warm up period. The startup delay is programmable with STARTDLY in VDACn\_OPAx\_TIME. If STARTDLY is programmed to a non-zero value, the opamp is warmed up after STARTDLY+WARMUPTIME, and the output settles after STARTDLY+WARMUPTIME+SETTLETIME.

## 24.3.1.5 Power Supply

The opamp module power (V<sub>OPA</sub>) is derived from the AVDD supply pin.

## 24.3.1.6 I/O Pin Considerations

The maximum usable analog signal that can be applied to external opamp inputs (or seen on external opamp outputs) depends on several factors: whether the signal is routed through the APORT, whether High Linearity mode is used, whether overvoltage is enabled, and on the IOVDD/AVDD supply voltages, as shown in the Table 24.3 Maximum Usable IO Voltage on page 820 table.

Table 24.3. Maximum Usable IO Voltage

Opamp Pin	Maximum IO Voltage (APORT USED and OVT Enabled/ Disabled)	` `	Maximum IO Voltage (APORT UN- USED, OVT Disabled)
Opamp Inputs - Normal Mode	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD)
Opamp Outputs	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD + 2 V)	MIN(AVDD, IOVDD)

### 24.3.1.7 Input Configuration

The inputs to the opamps are controlled through a set of input muxes. The mux connected to the positive input is configured by the POSSEL bit-field in the VDACn\_OPAx\_MUX register. Similarly, the mux connected to the negative input is configured by setting the NEGSEL bit-field in VDACn\_OPAx\_MUX. The input into the resistor ladder can be configured by setting the RESINMUX bit-field in VDACn\_OPAx\_MUX.

## 24.3.1.8 Output Configuration

Each opamp has three outputs: the main output, an alternative output network with lower drive strength, and an APORT output with low drive strength. These three outputs can be configured as shown in Figure 24.3 Opamp Output Stage Overview on page 821. The main output can be used to drive the main output by setting MAINOUTEN in VDACn\_OPAx\_OUT. The alternative output can drive the alternative output network by setting ALTOUTEN in VDACn\_OPAx\_OUT. The APORT output can drive the APORT selection mux by setting APORTOUTEN in VDACn\_OPAx\_OUT.




Figure 24.3. Opamp Output Stage Overview

The alternative output network consists of connections to pins and a connection to the next opamp. The connections to pins can be individually enabled by configuring ALTOUTPADEN in te VDACn\_OPAx\_OUT register. For cascaded opamp configurations, each opamp has a NEXTOUT connection.

The opamp outputs can also be routed to APORT1Y, APORT2Y, APORT3Y, and APORT4Y. The APORT channel can be selected by configuring APORTOUTSEL in VDACn OPAx OUT.

The opamps are also routed internally to the ADC. OPA0 and OPA1 are routed through the POSMUX of the ADC, and OPA2 routed through the NEGMUX of the ADC. See 26.3.7 Input Selection in the ADC chapter for information on how to configure the ADC input mux.

In addition, OPA0 and OPA1 are internally routed to both the POSMUX and NEGMUX of ACMP. See 25.3.6 Input Selection in the ACMP chapter for information on how to configure the ACMP input mux.

The main and alternate outputs of each opamp can be shorted together by setting the SHORT bit-field in VDACn\_OPAx\_OUT.

### 24.3.1.9 Gain Programming

The feedback path of each mux includes a resistor ladder that can be used to select a set of gain values. Gain is configured by the RESSEL bit-field located in the VDACn\_OPAx\_MUX register. Gain values are determined by the resistor ladder based on ratio of R2/R1. It is also possible to bypass the resistor ladder in unity gain mode. In addition, there is also a preconfigured resistor ladder with

3X gain. The 3x gain resistor ladder is enabled by setting GAIN3X in VDACn\_OPAx\_MUX. By default all opamps are configured in 3x gain mode. When using RESSEL, GAIN3X should be set to zero.

#### 24.3.1.10 Offset Calibration

Each opamp has a calibration register, VDACn\_OPAx\_CAL, where calibration values for both offset and gain correction can be written. The required calibration settings depend on the chosen DRIVESTRENGTH. The default calibration settings stored in VDACn\_OPAx\_CAL are for DRIVESTRENGTH=2. If an opamp is being reconfigured, the required calibration settings for DRIVESTRENGTH=n can be found in DEVINFO\_OPAxCALn. Offsets can be programmed through the OFFSETP and OFFSETN bitfields of VDACn\_OPAx\_CAL.

## 24.3.1.11 Disabling of Rail-to-Rail Operation

Each opamp can have its input rail-to-rail stage disabled by setting the HCMDIS in VDACn\_OPAx\_CTRL. Disabling the rail-to-rail input stage improves linearity of the opamp, thus improving the total harmonic distortion (THD) at the cost of reduced input signal swing.

### 24.3.1.12 Unity Gain Bandwidth Scaling

Unity gain bandwidth of an opamp can be scaled setting the INCBW bit in VDACn\_OPAx\_CTRL. Note that this setting is used only when closed loop gain is greater than 3X. With this setting is enabled, the opamp is not unity gain stable.

#### 24.3.1.13 Opamp Output Scaling

Opamp output drive strength is scaled by one half when the OUTSCALE bit in VDACn\_OPAx\_CTRL is set.

#### 24.3.2 Interrupts and PRS Output

Each opamp has an interrupt flag OPAxOUTVALID in VDACn\_IF that is set when the output is settled externally at the load. An interrupt will be requested if the OPAxOUTVALID interrupt flag in VDACn\_IF is set and enabled by the OPAxOUTVALID bit in VDACn\_IEN.

The OPAXERRPRSMODE interrupt flag in VDACn\_IF indicates a protocol error when the opamp is triggered in PRS TIMED mode. This flag is set if the negative edge of the PRS pulse came before the output to opamp is valid. The interrupt flag is enabled by the OPAXERPRSMODE bit in VDACn\_IEN.

An interrupt can also be requested when an APORT bus conflict occurs if the OPAxAPORTCONFLICT interrupt flag in VDACn\_IF is set and enabled through by the OPAxAPORTCONFLICT bit in VDACn\_IEN.

One of two aynchronous PRS outputs can be enabled for each opamp by setting PRSOUTMODE in VDACn\_OPAx\_CTRL. If PRSOUTMODE is WARM, opamp warm-up status is available. If PRSOUTMODE is OUTVALID, opamp output valid status is available.

## 24.3.3 APORT Request and Conflict Status

The opamps are connected to pins through the APORT system. To help debug over-utilization of APORT resources, the opamps provide request and conflict status information. The request status of APORT buses is visible through the DACn\_OPAx\_APORTREQ register.

If an APORT bus conflict occurs, it is reported in the DACn\_OPAx\_APORTCONFLICT register. An APORT conflict occurs if an opamp requests the same bus at the same time as another analog peripheral. In addition an APORT conflict is reported if any two of NEGSEL, POSSEL or APORTOUTSEL are configured to request the same APORT bus.

It is possible for the opamps to passively monitor APORT buses without controlling the switches and creating bus conflicts. This can be done by setting APORTXMASTERDIS or APORTYMASTERDIS in the DACn\_OPAx\_CTRL register.

#### 24.3.4 Opamp Modes

The opamps can perform several different functions by configuring the internal signal routing between the opamps. The modes available are described in the following sections.

#### 24.3.4.1 General Opamp Mode

In this mode, the resistor ladder is isolated from the feedback path, and the input signal routing is defined by POSSEL and NEGSEL in VDACn OPAx MUX. The output signal routing is defined by the setting of VDACn OPAx OUT.

**Table 24.4. General Opamp Mode Configuration** 

OPA Bitfields	OPA Configuration
OPAx POSSEL	POSPADx, APORT[1-4]X
OPAx NEGSEL	OPATAP, UG, NEGPADx, APORT[1-4]Y
OPAx RESINMUX	NEXTOUT, POSPADx, NEGPADx, VSS

#### 24.3.4.2 Voltage Follower Unity Gain

In this mode, the unity gain feedback path is selected for the negative input by setting the NEGSEL bit-field to UG in the VDACn\_OPAx\_MUX register as shown in Figure 24.4 Voltage Follower Unity Gain Overview on page 823. The positive input is selected by the POSSEL bit-field in VDACn\_OPAx\_MUX, and the output is configured by VDACn\_OPAx\_OUT register.




Figure 24.4. Voltage Follower Unity Gain Overview

Table 24.5. Voltage Follower Unity Gain Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	OPATAP, NEXTOUT, POSPADx, APORT[1-4]X
OPAx NEGSEL	UG
OPAx RESINMUX	DISABLE

## 24.3.4.3 Inverting Input PGA

Figure 24.5 Inverting Input PGA Overview on page 823 shows the inverting input PGA configuration. In this mode, the negative input is connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP in the VDACn\_OPAx\_MUX register. This setting provides a programmable gain on the negative input, which is set by the RESSEL bit-field in VDACn\_OPAx\_MUX. Signal ground for the positive input can come from off-chip by setting the POSSEL bit-field to PAD or APORT in VDACn\_OPAx\_MUX. In addition, the output is configured by VDACn\_OPAx\_OUT register.




Figure 24.5. Inverting Input PGA Overview

Table 24.6. Inverting Input PGA Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	POSPADx, APORT[1-4]X
OPAx NEGSEL	ОРАТАР
OPAx RESINMUX	NEXTOUT, NEGPADx, POSPADx

#### 24.3.4.4 Non-inverting PGA

Figure 24.6 Non-inverting PGA Overview on page 824 shows the non-inverting input configuration. In this mode, the negative input is connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP in VDACn\_OPAx\_MUX. This setting provides a programmable gain on the negative input, which is set by the RESSEL bit-field in VDACn\_OPAx\_MUX. In addition, the RESINMUX bit-field must be set to VSS or NEGPAD in VDACn\_OPAx\_MUX. The positive input is selected by the POSSEL bit-field, and the output is configured by VDACn\_OPAx\_OUT register.




Figure 24.6. Non-inverting PGA Overview

Table 24.7. Non-inverting PGA Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	NEXTOUT, POSPADx, APORT[1-4]X
OPAx NEGSEL	OPATAP
OPAx RESINMUX	VSS, NEGPAD

## 24.3.4.5 Cascaded Inverting PGA

This mode enables the opamp signals to be internally configured to cascade two or more opamps in inverting mode as shown in Figure 24.7 Cascaded Inverting PGA Overview on page 825. In both cases, the positive input is connected to signal ground by setting the POSSEL bit-field to PAD or APORT in VDACn\_OPAx\_MUX. When cascaded, the negative input is connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP in VDACn\_OPAx\_MUX. The input to the resistor ladder is configured by the RESINMUX bit-field in VDACn\_OPAx\_MUX.




Figure 24.7. Cascaded Inverting PGA Overview

Table 24.8 Cascaded Inverting PGA Configuration on page 825 shows cascaded non-inverting PGA with OPA0,OPA1 and OPA2. The output from OPA0 is connected to OPA1 to create the second stage by setting the RESINMUX field to OPANEXT in VDACn\_OPA1\_MUX. The last stage is created by setting the RESINMUX bit-field to OPANEXT in VDACn\_OPA2MUX.

Table 24.8. Cascaded Inverting PGA Configuration

OPA	OPA Bitfields	OPA Configuration
OPA0	POSSEL	POSPAD0, APORT[1-4]X
OPA0	NEGSEL	ОРАТАР
OPA0	RESINMUX	NEGPAD0
OPA1	POSSEL	POSPAD1, APORT[1-4]X
OPA1	NEGSEL	ОРАТАР
OPA1	RESINMUX	OPANEXT
OPA2	POSSEL	POSPAD2,APORT[1-4]X
OPA2	NEGSEL	ОРАТАР
OPA2	RESINMUX	OPANEXT

## 24.3.4.6 Cascaded Non-inverting PGA

This mode enables the opamp signals to be internally configured to cascade two or more opamps in non-inverting mode as shown in Figure 24.8 Cascaded Non-inverting PGA Overview on page 826. The negative input for all opamps will be connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP. In addition the resistor ladder input must be set to VSS or NEGPADx by configuring the RESINMUX bit-field in VDACn\_OPAx\_MUX.

Figure 24.8. Cascaded Non-inverting PGA Overview

Table 24.9 Cascaded Non-inverting PGA Configuration on page 826 shows cascaded non-inverting PGA with OPA0,OPA1 and OPA2. When cascaded, the positive input on OPA0 is configured by the OPA0 POSSEL bit-field in VDACn\_OPA0\_MUX. The output from OPA0 is connected to OPA1 to create the second stage by setting the POSSEL field to OPANEXT in VDACn\_OPA1\_MUX. The last stage is created by setting the POSSEL bit-field to OPANEXT in VDACn\_OPA2\_MUX.

**OPA OPA Bitfields OPA Configuration** OPA0 **POSSEL** POSPAD0, APORT[1-4]X OPA0 **NEGSEL OPATAP RESINMUX** OPA0 VSS, NEGPAD0 OPA1 **POSSEL OPANEXT** OPA1 NEGSEL **OPATAP** VSS, NEGPAD1 OPA1 **RESINMUX** OPA2 POSSEL **OPANEXT** OPA2 **NEGSEL OPATAP** OPA2 **RESINMUX** VSS, NEGPAD2

Table 24.9. Cascaded Non-inverting PGA Configuration

## 24.3.4.7 Two Opamp Differential Amplifier

This mode allows OPA0 and OPA1 or OPA1 and OPA2 to be internally connected to form a two opamp differential amplifier as shown in Figure 24.9 Two Op-amp Differential Amplifier Overview on page 827. When using OPA0 and OPA1, the positive input of OPA0 can be connected to any input by setting the POSSEL bit-field in VDACn\_OPA0\_MUX. The OPA0 feedback path must be configured for unity gain by setting the NEGSEL bit-field to UG in VDACn\_OPA0\_MUX. In addition, the OPA0 RESINMUX bit-field must be set to DISABLED. The OPA0 NEXTOUT output must be connected to OPA1 by setting the RESINMUX bit-field to OPANEXT in VDAC\_n\_OPA1\_MUX. The positive input onof OPA1 is selected by the POSSELbit-field in VDACn\_OPA1\_MUX. The OPA1 output is configured by DACn\_OPA1\_OUT.

When using OPA1 and OPA2, the positive input of OPA1 can be connected to any input by setting the POSSEL bit-field in VDACn\_OPA1\_MUX. The OPA1 feedback path must be configured for unity gain by setting the NEGSEL bit-field to UG in VDACn\_OPA1\_MUX. In addition, the OPA1 RESINMUX bit-field must be set to DISABLED. The OPA1 NEXTOUT output must be connected to OPA2 by setting the RESINMUX bit-field to OPANEXT in VDACn\_OPA2\_MUX. The positive input of OPA2 is selected by the POSSEL bit-field in VDACn\_OPA2\_MUX. The OPA2 output is configured by DACn\_OPA2\_OUT.




Figure 24.9. Two Op-amp Differential Amplifier Overview

Table 24.10. OPA0/OPA1 Differential Amplifier Configuration

OPA	OPA Bitfields	OPA Configuration
OPA0	POSSEL	POSPAD0, APORT[1-4]X
OPA0	NEGSEL	UG
OPA0	RESINMUX	DISABLE
OPA1	POSSEL	POSPAD1, APORT[1-4]X
OPA1	NEGSEL	ОРАТАР
OPA1	RESINMUX	OPANEXT

Table 24.11. OPA1/OPA2 Differential Amplifier Configuration

OPA	OPA Bitfields	OPA Configuration
OPA1	POSSEL	POSPAD1, APORT[1-4]X
OPA1	NEGSEL	UG
OPA1	RESINMUX	DISABLE
OPA2	POSSEL	POSPAD2, APORT[1-4]X
OPA2	NEGSEL	ОРАТАР
OPA2	RESINMUX	OPANEXT

## 24.3.4.8 Three Opamp Differential Amplifier

This mode allows the three opamps to be internally configured to form a three opamp differential amplifier as shown in Figure 24.10 Three Op-amp Differential Amplifier Overview on page 828. For both OPA0 and OPA1, the positive input can be connected to any input by configuring the OPA0 POSSEL and OPA1 POSSEL bitfields in VDACn\_OPA0\_MUX and VDACn\_OPA1\_MUX, respectivley. The OPA0 and OPA1 feedback paths must be configured for unity gain by setting the OPA0 NEGSEL and OPA1 NEGSEL bitfields to UG in VDACn\_OPA0\_MUX and VDACn\_OPA1\_MUX respectivley. In addition the OPA0 RESINMUX and OPA1 RESINMUX bitfields must be set to DISABLED. The OPA1 output must be connected to OPA2 by setting RESINMUX to OPANEXT in VDACn\_OPA2\_MUX and the OPA2 POSSEL must be set to OPATAP. The OPA2 output is configured by the DACn\_OPA2\_OUT register.




Figure 24.10. Three Op-amp Differential Amplifier Overview

The gain for the Three Opamp Differential Amplifier is determined by the combination of the gain settings of OPA0 and OPA2. Gain values of 1/3, 1 and 3, are available and programmed as shown in the table below.

Table 24.12. Three Opamp Differential Amplifier Gain Programming

Gain	OPA0 RESSEL	OPA2 RESSEL
1/3	4	0
1	1	1
3	0	4

Table 24.13. Three Opamp Differential Amplifier Configuration

OPA	OPA Bitfields	OPA Configuration
OPA0	POSSEL	POSPAD0, APORT[1-4]X
OPA0	NEGSEL	UG
OPA0	RESINMUX	DISABLE
OPA1	POSSEL	POSPAD1, APORT[1-4]X
OPA1	NEGSEL	UG
OPA1	RESINMUX	DISABLE
OPA2	POSSEL	ОРАТАР
OPA2	NEGSEL	ОРАТАР
OPA2	RESINMUX	OPANEXT

## 24.3.4.9 Instrumentation Amplifier

OPA0 and OPA1 can form a fully differential instrumentation amplifier by setting RESINMUX to CENTER for both opamps in VDACn\_OPA0\_MUX and VDACn\_OPA1\_MUX. Configuring RESINMUX to CENTER makes a connection between resistor ladder of the opamps as shown in Figure 24.11 Instrumentation Amplifier Overview on page 829.




Figure 24.11. Instrumentaion Amplifier Overview

#### 24.3.4.10 Common Reference

It is possible to configure all opamps to have a common reference by setting the RESINMUX to COMPAD in VDACn\_OPAx\_MUX. When RESINMUX of all opamps is set to COMPAD mode, the NEGPAD input of OPA0 is used.

#### 24.3.4.11 Dual Buffer ADC Driver

It is possible to use any two of the opamps to form a Dual Buffer ADC driver as shown in Figure 24.12 Dual Buffer ADC Driver Overview on page 829. Both opamps used must be configured in the same way. The positive input is configured by setting the 0PAx POSSEL to PAD, and the negative input is connected to the resistor ladder by setting NEGSEL to OPATAP in VDACn\_OPAx\_MUX. The output from the opamps can be configure to drive pins through the alternative output network or the APORT. The ADC can sample pins that the opamps are driving through the APORT.




Figure 24.12. Dual Buffer ADC Driver Overview

Table 24.14. Dual Buffer ADC Driver Configuration

OPA	OPA Bitfields	OPA Configuration
OPAx	POSSEL	POSPADx, APORT[1-4]X
OPAx	NEGSEL	ОРАТАР
OPAx	RESINMUX	VSS

## 24.3.5 Opamp VDAC Combination

Since two of the OPAMPs are part of the VDAC, it is not possible to use both VDAC channels and all 3 OPAMPs at the same time. If both VDAC channels are used, OPA0 and OPA1 can not be used as stand-alone opamp. However, it is possible to use one of the VDAC channels in combination with OPA0 or OPA1. OPA1 is available when VDAC channel 0 is in use, and OPA0 is available when VDAC channel 1 is used.

# 24.4 Register Map


The register map of the opamp can be found in 23.4 Register Map in the VDAC chapter.

# 24.5 Register Description

The register description of the opamp can be found in 23.5 Register Description in the VDAC chapter.

# 25. ACMP - Analog Comparator





#### **Quick Facts**

### What?

The ACMP (Analog Comparator) compares two analog signals and returns a digital value telling which is greater.

## Why?

Applications often do not need to know the exact value of an analog signal, only if it has passed a certain threshold. Often the voltage must be monitored continuously, which requires extremely low power consumption.

### How?

Available down to Energy Mode 3 and using as little as 100 nA, the ACMP can wake up the system when input signals pass the threshold. The analog comparator can compare two analog signals or one analog signal and a highly configurable internal reference.

### 25.1 Introduction

The Analog Comparator compares the voltage of two analog inputs and outputs a digital signal indicating which input voltage is higher. Inputs can either be from internal references or from external pins. Response time, and thereby the current consumption, can be configured by altering the current supply to the comparator.

### 25.2 Features

- Up to 160 selectable external I/O inputs for both positive and negative inputs
  - Up to 48 I/O can be used as a dividable reference
- 5 selectable internal inputs
  - · VDAC channel 0 voltage as a reference
  - VDAC channel 1 voltage as a reference
  - Dividable Internal 1.25 V bandgap reference voltage
  - · Dividable Internal 2.5 V bandgap reference voltage
  - Dividable V<sub>ACMPVDD</sub> reference voltage
- · Voltage supply monitoring
- Low power mode for internal V DD and bandgap references
- · Selectable hysteresis
  - 8 values
  - · Values can be positive or negative
  - · Dividable references have scale for both both output values, allowing for even larger hysteresis
- · Selectable response time
- · Asynchronous interrupt generation on selectable edges
  - · Rising edge
  - · Falling edge
  - · Both edges
- · Operational in EM0 Active down to EM3 Stop
- · Dedicated capacitive sense mode with up to 8 inputs
  - · Adjustable internal resistor
- · Configurable output when inactive
- · Comparator output direct on PRS
- · Comparator output on GPIO through alternate functionality
  - · Output inversion available

### 25.3 Functional Description

An overview of the ACMP is shown in Figure 25.1 ACMP Overview on page 833.




Figure 25.1. ACMP Overview

The comparator has two analog inputs: one positive and one negative. When the comparator is active, the output indicates which of the two input voltages is higher. When the voltage on the positive input is higher than the voltage on the negative input, the digital output is high and vice versa.

The output of the comparator can be read in the ACMPOUT bit in ACMPn\_STATUS. It is possible to switch inputs while the comparator is enabled, but all other configuration should only be changed while the comparator is disabled.

## 25.3.1 Power Supply

The comparator power supply  $(V_{ACMPVDD})$  can be configured to be AVDD, DVDD, or IOVDD using the PWRSEL bitfield in ACMPn\_CTRL. By default,  $V_{ACMPVDD}$  is set to AVDD.

### 25.3.2 Warm-up Time

The analog comparator is enabled by setting the EN bit in ACMPn\_CTRL. The comparator requires some time to stabilize after it is enabled. This time period is called the warm-up time. The warm-up period is self-timed and will complete within 5µs after EN is set.

During warm-up and when the comparator is disabled, the output level of the comparator is set to the value of the INACTVAL bit in ACMPn\_CTRL. When the warm-up time is over, the ACMPACT bit in ACMPn\_STATUS is set to 1 to indicate that the comparator is active.

An edge interrupt will be generated if the edge interrupt is enabled and the value set in INACTVAL differs from ACMPOUT when the comparator transitions from warm-up to active.

Software should wait until the warm-up period is over before entering EM2 or EM3, otherwise no comparator interrupts will be detected. EM1 can still be entered during warm-up. After the warm-up period is completed, interrupts will be detected in EM2 and EM3.

### 25.3.3 Response Time

There is a delay from when the input voltage changes polarity to when the output toggles. This delay is called the response time and can be altered by increasing or decreasing the bias current to the comparator through the BIASPROG and FULLBIAS fields in the ACMPn\_CTRL register. The current and speed of the circuit increase as the values of FULLBIAS and BIASPROG are increased from their minimum setting of FULLBIAS=0 BIASPROG=0b00000 to the maximum setting FULLBIAS=1 BIASPROG=0b11111 (maximum). The setting of FULLBIAS has a greater affect on current and speed than the setting of BIASPROG. See the part data sheet for specific current and response times related to the setting of these fields.

If FULLBIAS is set, to avoid glitches the highest hysteresis level should be used.

### 25.3.4 Hysteresis

When the hysteresis level is set to a non-zero value, the digital output will not toggle until the positive input voltage is at a voltage equal to the hysteresis level above or below the negative input voltage (see Figure 25.3 Hysteresis on page 835). This feature can be used to avoid continual comparator output changes due to noise when the positive and negative inputs are nearly equal by requiring the input difference to exceed the hysteresis threshold.

In the analog comparator, hysteresis can be configured to 8 different levels. Level 0 is no hysteresis. Hysteresis is configured through the HYST field in ACMPn\_HYSTERESIS0 and ACMPn\_HYSTERESIS1 registers. The hysteresis value can be positive or negative. The comparator will output a 1 if:

### POSSEL - NEGSEL > HYST

There are two hysteresis registers, ACMPn\_HYSTERESISO and ACMPn\_HYSTERESIS1, as the ACMP supports asymmetric hysteresis. ACMPn\_HYSTERESIS0 are the hysteresis values used when the comparator output is 0; ACMPn\_HYSTERESIS1 are the values used when the comparator output is 1. The user must set both registers to the same values if symmetric hysteresis is desired.

Along with the HYST field, the ACMPn\_HYSTERESIS0/1 registers include the DIVVA and DIVVB fields. This allows the user to implement even larger hysteresis when comparing against VADIV or VBDIV, as the reference voltage can vary with the comparator output, also.




Figure 25.3. Hysteresis

#### 25.3.5 Input Pin Considerations

For external ACMP inputs routed through the APORT, the maximum supported analog input voltage will be limited to the  $MIN(V_{ACMPVDD}, IOVDD)$  (where  $V_{ACMPVDD}$  is selected by the PWRSEL bitfield in ACMPn\_CTRL). Note that pins configured as ACMP inputs should disable OVT (by setting the corresponding GPIO\_Px\_OVTDIS bit) to reduce any potential distortion introduced by the OVT circuitry.

## 25.3.6 Input Selection

The POSSEL and NEGSEL fields in ACMPn\_INPUTSEL control the input connections to the positive and negative inputs of the comparator. The user can select external GPIO pins on the chip, or select a number of internal chip voltages. Pins are selected by configuring channels on APORT buses. Not all selectable channels are available on a given device, as different devices within a family may not implement or bring out all of the I/O defined for that family. Refer to the data sheet for channel availability and pin mapping.

There are limitations on the POSSEL and NEGSEL connections that can be made. The user cannot select an X-bus for both POSSEL and NEGSEL simultaneously, nor a Y-bus for both POSSEL and NEGSEL simultaneously. The second limitation is that when using the feedback resistor only X-bus selections can be made for POSSEL. (The resistor only physically exists on the positive input of the comparator).

The user may also select from a number of internal voltages. VADIV and VBDIV are two dividable voltages. VADIV can be  $V_{ACMPVDD}$  divided, or the user can choose to select inputs from a number of APORT buses. VBDIV consists of two dividable band-gap references of either 1.25V or 2.5V. Each of these voltages have dividers in the ACMPn\_HYSTERESIS0/1 registers. The formula for the division of these voltages is:

 $VADIV = VA \cdot ((DIVVA+1)/64)$ 

Figure 25.3. VA Voltage Division

 $VBDIV = VB \cdot ((DIVVB+1)/64)$ 

Figure 25.4. VB Voltage Division

Either VADIV and VBDIV can also be used as an input to a lower power reference: VLP. Which of the two is used is configured via the VLPSEL field in ACMPn\_INPUTSEL. If the user selects VLP as an input source, then VADIV or VBDIV cannot be used as the source for the other input.


The POSSEL and NEGSEL fields also allow input from the on-chip VDAC channel 0 or VDAC channel 1.

ACMP can be configured to operate with a selected level of accuracy depending on the setting of ACCURACY in ACMPn\_CTRL. The default is low-accuracy mode where ACMP operates with lower accuracy but consumes less current. When higher accuracy is needed the user can set ACCURACY=1 at the cost of higher current consumption.

### 25.3.7 Capacitive Sense Mode

The analog comparator includes specialized hardware for capacitive sensing of passive push buttons. Such buttons are traces on the PCB laid out in a way that creates a parasitic capacitor between the button and the ground node. Because a human finger will have a small intrinsic capacitance to ground, the capacitance of the button will increase when the button is touched. The capacitance is measured by including the capacitor in a free-running RC oscillator (see Figure 25.5 Capacitive Sensing Setup on page 838). The frequency produced will decrease when the button is touched compared to when it is not touched. By measuring the output frequency with a timer (via the PRS), the change in capacitance can be detected.

The analog comparator contains a feedback loop including an optional internal resistor. This resistor is enabled by setting the CSRE-SEN bit in ACMPn\_INPUTSEL. The resistance can be set to any of 8 values by configuring the CSRESSEL bits in ACMPn\_INPUTSEL. The source for VADIV is set to V<sub>ACMPVDD</sub> by setting field VASEL=0 in ACMPn\_INPUTSEL. The oscillation rails are defined by the VADIV fields in registers ACMPn\_HYSTERESISO/1. The user should select VADIV as the source for NEGSEL, and APORTXCHc for POSSEL in ACMPn\_INPUTSEL. When enabled, the comparator output will oscillate between the rails defined by VADIV in ACMPn HYSTERESISO/1.






Figure 25.5. Capacitive Sensing Setup

### 25.3.8 Interrupts and PRS Output

The analog comparator includes an edge triggered interrupt flag (EDGE in ACMPn\_IF). If either IRISE and/or IFALL in ACMPn\_CTRL is set, the EDGE interrupt flag will be set on rising and/or falling edge of the comparator output respectively. An interrupt request will be sent if the EDGE interrupt flag in ACMPn\_IF is set and enabled through the EDGE bit in ACMPn\_IEN. The edge interrupt can also be used to wake up the device from EM3 Stop-EM1 Sleep.

The analog comparator includes the interrupt flag WARMUP in ACMPn\_IF which is set when a warm-up sequence has finished. An interrupt request will be sent if the WARMUP interrupt flag in ACMPn\_IF is set and enabled through the WARMUP bit in ACMPn\_IEN.

The analog comparator can also generate an interrupt if a bus conflict occurs. An interrupt request will be sent if the APORTCONFLICT interrupt flag in ACMPn IF is set and enabled through the APORTCONFLICT bit in ACMPn IEN.

The synchronized comparator output is also available as a PRS output signal.

### 25.3.9 Output to GPIO

The output from the comparator and the capacitive sense output are available as alternate functions to the GPIO pins. Set the ACMP-PEN bit in ACMPn\_ROUTE to enable the output to a pin and the LOCATION bits to select the output location. The GPIO-pin must also be set as output. The output to the GPIO can be inverted by setting the GPIOINV bit in ACMPn\_CTRL.

### 25.3.10 APORT Conflicts

The analog comparator connects to chip pins through APORT buses. It is possible that another APORT client is using a given APORT bus. To help debugging over-utilization of APORT resources the ACMP provides a number of status registers. The ACMPn\_APORTREQ gives the user visibility into what APORT buses the ACMP is requesting given the setting of registers ACMPn\_INPUTSEL and ACMPn\_CTRL. ACMPn\_APORTCONFLICT indicates if any of the selections are in conflict, internally or externally.

For example, if the user selects APORT1XCH0 for POSSEL and APORT3XCH1 for NEGSEL, then bits APORT1XCONFLICT and APORT3XCONFLICT would be 1 in register ACMPn\_APORTCONFLICT, as it is illegal for POSSEL and NEGSEL to both select an X-bus simultaneously.

If the user wishes the ACMP to monitor the same pin as another APORT client within the system, the ACMP can be configured to not attempt to control the switches on an APORT bus via the fields APORTXMASTERDIS, APORTYMASTERDIS, and APORTVMASTERDIS and APORTYMASTERDIS control if the X or Y bus selected via POSSEL or NEGESEL is mastered or not. APORTVMASTERDIS controls if either the X or Y bus selection of VASEL is mastered or not. When bus mastering is disabled, it is the other APORT client that determines which pin is connected to the APORT bus.

## 25.3.11 Supply Voltage Monitoring

The ACMP can be used to monitor supply voltages. The ACMP can select which voltage it uses via PWRSEL in ACMPn\_CTRL. This voltage can be selected for VADIV using VASEL=0 in ACMPn\_INPUTSEL and divided to a voltage with the band-gap reference range using DIVVA in registers ACMPn\_HYSTERESIS0/1. The band-gap reference voltage can also be scaled via DIVVB in registers ACMPn\_HYSTERESIS0/1 to provide a voltage higher or lower than the scaled VA voltage for comparison.

#### 25.3.12 External Override Interface

The ACMP can be controlled by an external module, for instance LESENSE. In this mode, the external module will take control of the positive input mux control signal, which is normally controlled by ACMP\_INPUTSEL\_POSSEL. Only the APORTs are selectable for the positive input mux in this mode. Which APORT(s) used is configured in ACMP\_EXTIFCTRL\_APORTSEL.

ACMP\_EXTIFCTRL\_APORTSEL also controls the base value for the positive input mux control signal. The external module will be able to add an offset to this base. The resulting mux configuration can be calculated using Figure 25.6 POSSEL in External Override Mode on page 840. The external module controls EXT\_OFFSET, while EXT\_BASE is controlled by ACMP. See register description of ACMP\_EXTIFCTRL\_APORTSEL to see values of EXT\_BASE.

POSSEL = EXT\_BASE + EXT\_OFFSET

### Figure 25.6. POSSEL in External Override Mode

Note: If only one APORT in a pair is used, the external module needs to be programmed to only use the channels that the ACMP has control of.

The external module is also able to override DIVVA and DIVVB in ACMP\_HYSTERESIS0/HYSTERESIS1. This needs to be enabled in the external module. If the external module does not override DIVVA/DIVVB, the configuration in ACMP\_HYSTERESIS0/HYSTERESIS1 will be used.

To enable the external override interface these steps must be performed:

- Configure the parts of the ACMP that will not be overridden, i.e. everything except ACMP\_INPUTSEL\_POSSEL and possibly ACMP\_HYSTERESIS0/HYSTERESIS1. Make sure ACMP\_CTRL\_EN is set.
- · Configure and enable the external override interface in ACMP EXTIFCTRL.
- · Check for APORT conflicts in ACMP APORTCONFLICT.
- · Wait for ACMP\_STATUS\_EXTIFACT to go high, indicating that the interface is ready to use.

## 25.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	ACMPn_CTRL	RW	Control Register
0x004	ACMPn_INPUTSEL	RW	Input Selection Register
0x008	ACMPn_STATUS	R	Status Register
0x00C	ACMPn_IF	R	Interrupt Flag Register
0x010	ACMPn_IFS	W1	Interrupt Flag Set Register
0x014	ACMPn_IFC	(R)W1	Interrupt Flag Clear Register
0x018	ACMPn_IEN	RW	Interrupt Enable Register
0x020	ACMPn_APORTREQ	R	APORT Request Status Register
0x024	ACMPn_APORTCONFLICT	R	APORT Conflict Status Register
0x028	ACMPn_HYSTERESIS0	RW	Hysteresis 0 Register
0x02C	ACMPn_HYSTERESIS1	RW	Hysteresis 1 Register
0x040	ACMPn_ROUTEPEN	RW	I/O Routing Pine Enable Register
0x044	ACMPn_ROUTELOC0	RW	I/O Routing Location Register
0x048	ACMPn_EXTIFCTRL	RW	External Override Interface Control

# 25.5 Register Description

# 25.5.1 ACMPn\_CTRL - Control Register

Offset		Bit Position																														
Offset															ы	t Po	SILIC	οn														
0x000	33	30	59	78	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	9	တ	∞	_	9	2	4	က	7	_	0
Reset	0				7000	/nxn					0	0	0^0	OXO			0		0x0			0	0	0					0	0		0
Access	₩ M				2	} Ƴ					₩	₩ M	7	<u>}</u>			RW		Z ≪			₩ M	₽	₽					₹	₩ M		₩ W
Name	FULLBIAS				0000	BIASPROG					IFALL	IRISE	HONDE TO ANDE				ACCURACY		PWRSEL			APORTVMASTERDIS	APORTYMASTERDIS	APORTXMASTERDIS					GPIOINV	INACTVAL		Z U
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																

	[고]	i	표														
Bit	Name	Reset	Access	Description													
31	FULLBIAS	0	RW	Full Bias Current													
	Set this bit to 1 for	full bias current. S	See the data	a sheet for details.													
30	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-													
29:24	BIASPROG	0x07	RW	Bias Configuration													
	These bits control t	he bias current le	evel. See the	e data sheet for details.													
23:22	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-													
21	IFALL	0	RW	Falling Edge Interrupt Sense													
	Set this bit to 1 to s	et the EDGE inte	rrupt flag or	n falling edges of comparator output.													
	Value	Mode		Description													
	0	DISABLED		Interrupt flag is not set on falling edges													
	1	ENABLED		Interrupt flag is set on falling edges													
20	IRISE	0	RW	Rising Edge Interrupt Sense													
	Set this bit to 1 to s	et the EDGE inte	rrupt flag or	n rising edges of comparator output.													
	Value	Mode		Description													
	0	DISABLED		Interrupt flag is not set on rising edges													
	1	ENABLED		Interrupt flag is set on rising edges													
19:18	INPUTRANGE	0x0	RW	Input Range													
	Adjust performance	e of the comparate	or for a give	en input voltage range.													
	Value	Mode		Description													
	0	FULL		Setting when the input can be from 0 to ACMPVDD.													
	1	GTVDDDIV2		Setting when the input will always be greater than ACMPVDD/2.													

	Name	Reset	Access	Description
	2	LTVDDDIV2		Setting when the input will always be less than ACMPVDD/2.
17:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	ACCURACY	0	RW	ACMP Accuracy Mode
		For such uses,	such as qu	the comparator. Note, high frequency changes can cause the ACMP per- uickly scanning through multiple channels or setting the ACMP to oscillate
	Value	Mode		Description
	0	LOW		ACMP operates in low-accuracy mode but consumes less current.
	1	HIGH		ACMP operates in high-accuracy mode but consumes more current.
14:12	PWRSEL	0x0	RW	Power Select
	Selects the power sor (EN=0).	urce for the ACI	MP(ACMP\	/DD). NOTE, this field should only be changed when the block is disabled
	Value	Mode		Description
	0	AVDD		AVDD supply
	1	DVDD		DVDD supply
	2	IOVDD0		IOVDD/IOVDD0 supply
	4	IOVDD1		IOVDD1 supply (if part has two I/O voltages)
11	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	APORTVMASTER-	0	RW	APORT Bus Master Disable for Bus Selected By VASEL
	DIS			
	DIS  Determines if the ACI devices to monitor the determination is expected.	e same APORT expected to be or a selected be	F bus simul from anoth us is ignore	APORT bus selected by VASEL. This bit allows multiple APORT connected taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering
	DIS  Determines if the ACI devices to monitor the the determination is explication of channel for the determination is explication of channel for the determination is explication.	e same APORT expected to be or a selected be	F bus simul from anoth us is ignore	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the
	DIS  Determines if the ACI devices to monitor the the determination is explication of channel of the bus has configure	e same APORT expected to be or a selected be	F bus simul from anoth us is ignore	Itaneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering
	DIS  Determines if the ACI devices to monitor the the determination is esselection of channel of the bus has configure Value	e same APORT expected to be or a selected be	F bus simul from anoth us is ignore	Itaneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering Description
9	DIS  Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure  Value  0	e same APORT expected to be or a selected be	F bus simul from anoth us is ignore	Itaneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering.  Description  Bus mastering enabled
	DIS  Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure  Value  0  1  APORTYMASTERDIS  Determines if the ACI connected devices to When 1, the determine	e same APORT expected to be sor a selected by d for the APORT  O  MP will request monitor the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar at the sar	T bus simul from anothus is ignored T bus.  RW  the APORT me APORTed to be frosted bus is	Itaneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering.  Description  Bus mastering enabled  Bus mastering disabled  APORT Bus Y Master Disable  T Y bus selected by POSSEL or NEGSEL. This bit allows multiple APORT bus simultaneously by allowing the ACMP to not master the selected bus m another peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device master the selected master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selection the external device master the selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whatever selected bus whate
	DIS  Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure  Value  0  1  APORTYMASTERDIS  Determines if the ACI connected devices to When 1, the determinent, the selection of characters of the ACI devices to the selection of characters of the ACI determinent, the selection of characters of the ACI determinent.	e same APORT expected to be sor a selected by d for the APORT  O  MP will request monitor the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar at the sar	T bus simul from anothus is ignored T bus.  RW  the APORT me APORTed to be frosted bus is	Itaneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering.  Description  Bus mastering enabled  Bus mastering disabled  APORT Bus Y Master Disable  T Y bus selected by POSSEL or NEGSEL. This bit allows multiple APOR bus simultaneously by allowing the ACMP to not master the selected bus m another peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device master the selected master the selected bus whatever selection the external device master the selected bus the bus is not).
	DIS  Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure  Value  0  1  APORTYMASTERDIS  Determines if the ACI connected devices to When 1, the determinent, the selection of chartering the bus has contacted the ACI connected the selection of chartering the bus has contacted the ACI connected the selection of chartering the bus has contacted the ACI connected the selection of chartering the bus has contacted the ACI connected the selection of chartering the bus has contacted the ACI connected the selection of chartering the bus has contacted the selection of chartering the bus has contacted the selection of chartering the selection of	e same APORT expected to be sor a selected by d for the APORT  O  MP will request monitor the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar ation is expected annel for a selected by the sar at the sar	T bus simul from anothus is ignored T bus.  RW  the APORT me APORTed to be frosted bus is	Itaneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering.  Description  Bus mastering enabled  Bus mastering disabled  APORT Bus Y Master Disable  T Y bus selected by POSSEL or NEGSEL. This bit allows multiple APOR bus simultaneously by allowing the ACMP to not master the selected bus m another peripheral, and the ACMP only passively looks at the bus. Whe ignored (the bus is not), and is whatever selection the external device mass.

Bit	Name	Reset	Access	Description
8	APORTXMASTER- DIS	0	RW	APORT Bus X Master Disable
	connected devices to When 1, the determine	monitor the sa nation is expect annel for a sele	ame APORT ted to be from ected bus is	T X bus selected by POSSEL or NEGSEL. This bit allows multiple APORT bus simultaneously by allowing the ACMP to not master the selected bus. m another peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device mass.
	Value		-	Description
	0			Bus mastering enabled
	1			Bus mastering disabled
7:4	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	GPIOINV	0	RW	Comparator GPIO Output Invert
	Set this bit to 1 to inv	ert the compar	ator alternat	e function output to GPIO.
	Value	Mode		Description
	0	NOTINV		The comparator output to GPIO is not inverted
	1	INV		The comparator output to GPIO is inverted
2	INACTVAL	0	RW	Inactive Value
	The value of this bit is	s used as the c	comparator c	output when the comparator is inactive.
	Value	Mode		Description
	0	LOW		The inactive value is 0
	1	HIGH		The inactive state is 1
1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Analog Comparator Enable
	Enable/disable analo	g comparator.		

# 25.5.2 ACMPn\_INPUTSEL - Input Selection Register

Offset						1		1	ı					Bit	Po	sitic	on															
0x004	33	8	88	27	26	22	24	23	22	7	20	19		17	16	15	4	13			4	2   c	σ	)	<u> </u>	9	2	4	က	7	~	0
Reset			0X0		0		0		0			000	2							0x0								OXO	<u> </u>			
Access			Š Y		₹ Š		₩		RW			Š	2							Σ								8	:			
Name			CSRESSEL		CSRESEN		VLPSEL		VBSEL			Π Π	770							NEGSEL								EQS:SE	! ! ) ) -			
Bit	Na	me				Re	set			Ac	ces	s [	Desc	ripti	on																	
31	Re	serve	d			To tior		ure (	com	patii	bility	/ witi	h futu	ire a	levi	ces,	, alv	vay	/S W	rite I	bit	s to (	О. М	ore	inf	orma	atio	n in	1.2	Cor	ven-	
30:28	CS	RES	SEL			0x0	)			RW	/	(	Сара	citiv	e S	Sens	se N	Mod	de I	nter	na	Re	sisto	or S	Sele	ect						_
			its se ce da	he i	nterr	nternal capacitive sense resistor. Resulting actual resistor values are given in													in -													
	Val	lue				Мо	de						Descr	iptic	n																	_
	0					RE	S0					Internal capacitive sense resistor value 0																				
	1					RE	S1					I	ntern	al ca	ара	citiv	e s	ens	se r	esist	or	valu	e 1									
	2					RE	S2						ntern																			
	3					RE							ntern		-																	
	4					RE							ntern		-																	
	5					RE							ntern																			
	6					RE							ntern																			
	7					RE	57						ntern	aı ca	ара	CITIV	/e s	ens	se re	esist	or	vaiu	e /						_			-
27	Re	serve	d			To tion		ure (	com	patii	bility	ly with future devices, always write bits to 0. More information in 1.2 Conven-												•								
26	CS	RES	ΞN			0				RW	/	(	Capa	citiv	e S	Sens	se N	Mod	de I	nter	na	Re	sisto	or I	≣na	ble						
	En	able/d	disabl	e the	inte	rnal	cap	oacit	ive	sens	se re	esist	or.																			
25	Re	serve	d			To tion		ure (	com	pati	bility	ty with future devices, always write bits to 0. More information in 1.2 Conven-											•									
24	VL	PSEL	-			0				RW	/	Low-Power Sampled Voltage Selection																				
	Se	lect th	ne inp	ut to	the	sam	pled	lov b	ltage	VL	P.																					
	Val	lue				Мо	de						Descr	iptic	n																	-
	0					VA	DIV					١	/ADI\	<b>/</b>																		-
	1					VB	DIV					_\	/BDI	BDIV									_									

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

tions

Reserved

23

Bit	Name	Reset	Access	Description
22	VBSEL	0	RW	VB Selection
	Select the input for th	e VB Divider		
	Value	Mode		Description
	0	1V25		1.25V
	1	2V5		2.50V
21:16	VASEL	0x00	RW	VA Selection
	Select the input for th	e VA Divider		
	Mode	Value		Description
	VDD	0x0		ACMPVDD
	APORT2YCH0	0x1		APORT2Y Channel 0
	APORT2YCH2	0x3		APORT2Y Channel 2
	APORT2YCH4	0x5		APORT2Y Channel 4
				•••
	APORT2YCH30	0x1f		APORT2Y Channel 30
	APORT1XCH0	0x20		APORT1X Channel 0
	APORT1YCH1	0x21		APORT1Y Channel 1
	APORT1XCH2	0x22		APORT1X Channel 2
	APORT1YCH3	0x23		APORT1Y Channel 3
	APORT1XCH4	0x24		APORT1X Channel 4
	APORT1YCH5	0x25		APORT1Y Channel 5
	APORT1XCH30	0x3e		APORT1X Channel 30
	APORT1YCH31	0x3f		APORT1Y Channel 31
15:8	NEGSEL	0x00	RW	Negative Input Select
	Select negative input			
	APORT0XCH0	0x00		Dedicated APORT0X Channel 0
	APORT0XCH1	0x01		Dedicated APORT0X Channel 1
	APORT0XCH2	0x02		Dedicated APORT0X Channel 2
				•••
	APORT0XCH15	0x0f		Dedicated APORT0X Channel 15
	APORT0YCH0	0x10		Dedicated APORT0Y Channel 0
	APORT0YCH1	0x11		Dedicated APORT0Y Channel 1
	APORT0YCH2	0x12		Dedicated APORT0Y Channel 2
	APORT0YCH15	0x1f		Dedicated APORT0Y Channel 15

Name	Reset	Access	Description
APORT1XCH0	0x20		APORT1X Channel 0
APORT1YCH1	0x21		APORT1Y Channel 1
APORT1XCH2	0x22		APORT1X Channel 2
APORT1YCH3	0x23		APORT1Y Channel 3
APORT1XCH4	0x24		APORT1X Channel 4
APORT1YCH5	0x25		APORT1Y Channel 5
APORT1XCH30	0x3e		APORT1X Channel 30
APORT1YCH31	0x3f		APORT1Y Channel 31
APORT2YCH0	0x40		APORT2Y Channel 0
APORT2XCH1	0x41		APORT2X Channel 1
APORT2YCH2	0x42		APORT2Y Channel 2
APORT2XCH3	0x43		APORT2X Channel 3
APORT2YCH4	0x44		APORT2Y Channel 4
APORT2XCH5	0x45		APORT2X Channel 5
APORT2YCH30	0x5e		APORT2Y Channel 30
APORT2XCH31	0x5f		APORT2X Channel 31
APORT3XCH0	0x60		APORT3X Channel 0
APORT3YCH1	0x61		APORT3Y Channel 1
APORT3XCH2	0x62		APORT3X Channel 2
APORT3YCH3	0x63		APORT3Y Channel 3
APORT3XCH4	0x64		APORT3X Channel 4
APORT3YCH5	0x65		APORT3Y Channel 5
APORT3XCH30	0x7e		APORT3X Channel 30
APORT3YCH31	0x7f		APORT3Y Channel 31
APORT4YCH0	0x80		APORT4Y Channel 0
APORT4XCH1	0x81		APORT4X Channel 1
APORT4YCH2	0x82		APORT4Y Channel 2
APORT4XCH3	0x83		APORT4X Channel 3
APORT4YCH4	0x84		APORT4Y Channel 4
APORT4XCH5	0x85		APORT4X Channel 5
APORT4YCH30	0x9e		APORT4Y Channel 30
APORT4XCH31	0x9f		APORT4X Channel 31
DACOUT0	0xf2		DAC Channel 0 Output

Bit	Name	Reset	Access	Description
	DACOUT1	0xf3		DAC Channel 1 Output
	VLP	0xfb		Low-Power Sampled Voltage
	VBDIV	0xfc		Divided VB Voltage
	VADIV	0xfd		Divided VA Voltage
	VDD	0xfe		ACMPVDD as selected via PWRSEL
	VSS	0xff		VSS
7:0	POSSEL	0x00	RW	Positive Input Select
	Select positive input.			
	APORT0XCH0	0x00		Dedicated APORT0X Channel 0
	APORT0XCH1	0x01		Dedicated APORT0X Channel 1
	APORT0XCH2	0x02		Dedicated APORT0X Channel 2
	APORT0XCH15	0x0f		Dedicated APORT0X Channel 15
	APORT0YCH0	0x10		Dedicated APORT0Y Channel 0
	APORT0YCH1	0x11		Dedicated APORT0Y Channel 1
	APORT0YCH2	0x12		Dedicated APORT0Y Channel 2
	APORT0YCH15	0x1f		Dedicated APORT0Y Channel 15
	APORT1XCH0	0x20		APORT1X Channel 0
	APORT1YCH1	0x21		APORT1Y Channel 1
	APORT1XCH2	0x22		APORT1X Channel 2
	APORT1YCH3	0x23		APORT1Y Channel 3
	APORT1XCH4	0x24		APORT1X Channel 4
	APORT1YCH5	0x25		APORT1Y Channel 5
				•••
	APORT1XCH30	0x3e		APORT1X Channel 30
	APORT1YCH31	0x3f		APORT1Y Channel 31
	APORT2YCH0	0x40		APORT2Y Channel 0
	APORT2XCH1	0x41		APORT2X Channel 1
	APORT2YCH2	0x42		APORT2Y Channel 2
	APORT2XCH3	0x43		APORT2X Channel 3
	APORT2YCH4	0x44		APORT2Y Channel 4
	APORT2XCH5	0x45		APORT2X Channel 5
	APORT2YCH30	0x5e		APORT2Y Channel 30
	APORT2XCH31	0x5f		APORT2X Channel 31

Bit	Name	Reset Acces	ss Description
	APORT3XCH0	0x60	APORT3X Channel 0
	APORT3YCH1	0x61	APORT3Y Channel 1
	APORT3XCH2	0x62	APORT3X Channel 2
	APORT3YCH3	0x63	APORT3Y Channel 3
	APORT3XCH4	0x64	APORT3X Channel 4
	APORT3YCH5	0x65	APORT3Y Channel 5
	APORT3XCH30	0x7e	APORT3X Channel 30
	APORT3YCH31	0x7f	APORT3Y Channel 31
	APORT4YCH0	0x80	APORT4Y Channel 0
	APORT4XCH1	0x81	APORT4X Channel 1
	APORT4YCH2	0x82	APORT4Y Channel 2
	APORT4XCH3	0x83	APORT4Y Chainel 2  APORT4X Channel 3
	APORT4YCH4	0x84	APORT4X Chainlei 3  APORT4Y Channel 4
	APORT4XCH5	0x85	APORT4X Channel 5
	APORT4YCH30	0x9e	APORT4Y Channel 30
	APORT4XCH31	0x9f	APORT4X Channel 31
	DACOUT0	0xf2	DAC Channel 0 Output
	DACOUT1	0xf3	DAC Channel 1 Output
	VLP	0xfb	Low-Power Sampled Voltage
	VBDIV	0xfc	Divided VB Voltage
	VADIV	0xfd	Divided VA Voltage
	VDD	0xfe	ACMPVDD as selected via PWRSEL
	VSS	0xff	VSS

# 25.5.3 ACMPn\_STATUS - Status Register

Offset	Bit Position																															
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		'	'		'						•			•	'	•											•		0	0	0	0
Access																													~	22	~	œ
Name																													EXTIFACT	APORTCONFLICT	ACMPOUT	ACMPACT

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure comp tions	oatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	EXTIFACT	0	R	External Override Interface Active
	This bit is set when the	ne external overrid	le interfac	ce is ready to use.
2	APORTCONFLICT	0	R	APORT Conflict Output
	1 if any of the APOR	T BUSes being red	quested b	y the ACMPn are also being requested by another peripheral
1	ACMPOUT	0	R	Analog Comparator Output
	Analog comparator o	utput value.		
0	ACMPACT	0	R	Analog Comparator Active
	Analog comparator a	ctive status.		

# 25.5.4 ACMPn\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			'	•	'	•					'					'					<u>'</u>			'	'		'			0	0	0
Access																														22	2	~
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	R	APORT Conflict Interrupt Flag
	1 if any of the APORT	Γ BUSes being r	equested b	by the ACMPn are also being requested by another peripheral
1	WARMUP	0	R	Warm-up Interrupt Flag
	Indicates that the ana	log comparator	warm-up p	period is finished.
0	EDGE	0	R	Edge Triggered Interrupt Flag
	Indicates that there h	as been a rising	or falling e	edge on the analog comparator output.

# 25.5.5 ACMPn\_IFS - Interrupt Flag Set Register

Offset															Bi	it Po	ositi	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		'		'										•		•	•		•					•			'			0	0	0
Access																														W1	W1	M
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	W1	Set APORTCONFLICT Interrupt Flag
	Write 1 to set the APO	ORTCONFLICT	interrupt fla	ag
1	WARMUP	0	W1	Set WARMUP Interrupt Flag
	Write 1 to set the WA	RMUP interrupt	flag	
0	EDGE	0	W1	Set EDGE Interrupt Flag
	Write 1 to set the ED	GE interrupt flag		

# 25.5.6 ACMPn\_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	80	7	9	2	4	က	7	_	0
Reset			<u> </u>			'																					'	•		0	0	0
Access																														(R)W1	(R)W1	(R)W1
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	(R)W1	Clear APORTCONFLICT Interrupt Flag
	Write 1 to clear the A rupt flags (This featur			flag. Reading returns the value of the IF and clears the corresponding interval in MSC.).
1	WARMUP	0	(R)W1	Clear WARMUP Interrupt Flag
	Write 1 to clear the W (This feature must be	•	•	ading returns the value of the IF and clears the corresponding interrupt flags .
0	EDGE	0	(R)W1	Clear EDGE Interrupt Flag
	Write 1 to clear the E (This feature must be	•	•	g returns the value of the IF and clears the corresponding interrupt flags .

# 25.5.7 ACMPn\_IEN - Interrupt Enable Register

Offset															Bi	it Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				•	'											'											'		'	0	0	0
Access																														₩ M	RW W	RW
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	RW	APORTCONFLICT Interrupt Enable
	Enable/disable the Al	PORTCONFLIC	T interrupt	
1	WARMUP	0	RW	WARMUP Interrupt Enable
	Enable/disable the W	ARMUP interrup	ot	
0	EDGE	0	RW	EDGE Interrupt Enable
	Enable/disable the El	DGE interrupt		

# 25.5.8 ACMPn\_APORTREQ - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	7	_	0
Reset				•			•													•			0	0	0	0	0	0	0	0	0	0
Access																							22	22	~	22	22	22	22	2	22	~
Name																							APORT4YREQ	APORT4XREQ	<b>APORT3YREQ</b>	APORT3XREQ	APORT2YREQ	APORT2XREQ	APORT1YREQ	APORT1XREQ	APORTOYREQ	APORT0XREQ

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus co	onnected to APOR	T4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus co	onnected to APOR	T4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus co	onnected to APOR	T3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus co	onnected to APOR	T3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus co	onnected to APOR	T2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	onnected to APOR	T2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus co	onnected to APOR	T1X is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	onnected to APOR	T2X is be	ing requested from the APORT
1	APORT0YREQ	0	R	1 If the Bus Connected to APORT0Y is Requested
	Reports if the bus co	onnected to APOR	T0Y is be	ing requested from the APORT
0	APORT0XREQ	0	R	1 If the Bus Connected to APORT0X is Requested
	Reports if the bus co	onnected to APOR	T0X is be	ing requested from the APORT

# 25.5.9 ACMPn\_APORTCONFLICT - APORT Conflict Status Register

Offset	Bit Position								
0x024	33       34       35       36       37       38       39       30       30       31       32       33       34       35       36       37       41       41       41       42       43       44       45       46       47       47       48       49       40       40       40       40       40       40       40       40       40       40       41       42       43       44       45       46       47       48       48       49       40       40       40       40       40       41       41       42       43       44       45       46       46       47       48       49       40       40 <th>6</th> <th>0 /</th> <th>9</th> <th>5</th> <th>4</th> <th>3</th> <th>7</th> <th>- 0</th>	6	0 /	9	5	4	3	7	- 0
Reset		0	0	0	0	0	0	0	0 0
Access		R	r œ	2	R	ч	2	<u>د</u>	<u>م</u> م
Name		APORT4YCONFLICT	14ACONFLI 13YCONFLI	APORT3XCONFLICT	APORT2YCONFLICT	APORT2XCONFLICT	1YCONFL	ORT1	APORT0XCONFLICT APORT0XCONFLICT

Bit Name Reset Access Description  31:10 Reserved To ensure compatibility with future devices, always write bits to 0. More infections  9 APORT4YCONFLICT 0 R 1 If the Bus Connected to APORT4Y is in Cornected to APORT4Y is is also being requested by another peripheral  8 APORT4XCONFLICT 0 R 1 If the Bus Connected to APORT4X is in Cornected to A	
9 APORT4YCONFLICT 0 R 1 If the Bus Connected to APORT4Y is in Cornected to APORT4Y is in Cornected to APORT4Y is is also being requested by another peripheral	
Peripheral  Reports if the bus connected to APORT4Y is is also being requested by another peripheral	nflict With Another
8 APORT4XCONFLICT 0 R 1 If the Bus Connected to APORT4X is in Cor	
Peripheral Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran	iflict With Another
Reports if the bus connected to APORT4X is is also being requested by another peripheral	
7 APORT3YCONFLICT 0 R 1 If the Bus Connected to APORT3Y is in Cor Peripheral	iflict With Another
Reports if the bus connected to APORT3Y is is also being requested by another peripheral	
6 APORT3XCONFLICT 0 R 1 If the Bus Connected to APORT3X is in Cor Peripheral	oflict With Another
Reports if the bus connected to APORT3X is is also being requested by another peripheral	
5 APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Cor Peripheral	nflict With Another
Reports if the bus connected to APORT2Y is is also being requested by another peripheral	
4 APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Cor Peripheral	nflict With Another
Reports if the bus connected to APORT2X is is also being requested by another peripheral	
3 APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Cor Peripheral	oflict With Another
Reports if the bus connected to APORT1X is is also being requested by another peripheral	
2 APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Cor Peripheral	oflict With Another
Reports if the bus connected to APORT1X is is also being requested by another peripheral	
1 APORTOYCONFLICT 0 R 1 If the Bus Connected to APORTOY is in Cor Peripheral	nflict With Another
Reports if the bus connected to APORT0Y is is also being requested by another peripheral	

Bit	Name	Reset	Access	Description
0	APORT0XCONFLICT	0	R	1 If the Bus Connected to APORT0X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOR	RT0X is is a	also being requested by another peripheral

# 25.5.10 ACMPn\_HYSTERESIS0 - Hysteresis 0 Register

Offset															Ві	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	1	10	တ	8	7	9	5	4	က	2	_	0
Reset		•			0	OXO						•	0	0000		•		•								•				>	3	
Access					2	<u>}</u>							2	<u>}</u>																2	2	
Name					0/5/10	<u>a</u> >> 							× × ×	¥ 2																HVCT	- 2 -	

Bit	Name	Reset	Access	Description								
31:30	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
29:24	DIVVB	0x00	RW	Divider for VB Voltage When ACMPOUT=0								
	Divider to scale VB w	hen ACMPOUT	MPOUT=0. VBDIV = VB * (DIVVB+1)/64.									
23:22	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
21:16	DIVVA	0x00	RW	Divider for VA Voltage When ACMPOUT=0								
	Divider to scale VA w	hen ACMPOUT:	=0. VADIV	= VA * (DIVVA+1)/64.								
15:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
3:0	HYST	0x0	RW	Hysteresis Select When ACMPOUT=0								

Select hysteresis level when comparator output is 0. The hysteresis levels can vary, please see the electrical characteristics for the device for more information.

Value	Mode	Description
0	HYST0	No hysteresis
1	HYST1	14 mV hysteresis
2	HYST2	25 mV hysteresis
3	HYST3	30 mV hysteresis
4	HYST4	35 mV hysteresis
5	HYST5	39 mV hysteresis
6	HYST6	42 mV hysteresis
7	HYST7	45 mV hysteresis
8	HYST8	No hysteresis
9	HYST9	-14 mV hysteresis
10	HYST10	-25 mV hysteresis
11	HYST11	-30 mV hysteresis
12	HYST12	-35 mV hysteresis
13	HYST13	-39 mV hysteresis
14	HYST14	-42 mV hysteresis
15	HYST15	-45 mV hysteresis

# 25.5.11 ACMPn\_HYSTERESIS1 - Hysteresis 1 Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	_	0
Reset		•			0	noxn	•						0	000				•		•	•			•		•	•	•		0×0	2	
Access					<u> </u>	<b>≩</b>							2	<u>}</u>																S S		
Name					0/5/10	DIV VB							× × 10	ξ 2 2																HYST	- ) -	

Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29:24	DIVVB	0x00	RW	Divider for VB Voltage When ACMPOUT=1
	Divider to scale VB w	hen ACMPOUT	=1. VBDIV	= VB * (DIVVB+1)/64.
23:22	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	DIVVA	0x00	RW	Divider for VA Voltage When ACMPOUT=1
	Divider to scale VA w	hen ACMPOUT	=1. VADIV	= VA * (DIVVA+1)/64.
15:4	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	HYST	0x0	RW	Hysteresis Select When ACMPOUT=1

Select hysteresis level when comparator output is 1. The hysteresis levels can vary, please see the electrical characteristics for the device for more information.

Value	Mode	Description
0	HYST0	No hysteresis
1	HYST1	14 mV hysteresis
2	HYST2	25 mV hysteresis
3	HYST3	30 mV hysteresis
4	HYST4	35 mV hysteresis
5	HYST5	39 mV hysteresis
6	HYST6	42 mV hysteresis
7	HYST7	45 mV hysteresis
8	HYST8	No hysteresis
9	HYST9	-14 mV hysteresis
10	HYST10	-25 mV hysteresis
11	HYST11	-30 mV hysteresis
12	HYST12	-35 mV hysteresis
13	HYST13	-39 mV hysteresis
14	HYST14	-42 mV hysteresis
15	HYST15	-45 mV hysteresis

# 25.5.12 ACMPn\_ROUTEPEN - I/O Routing Pine Enable Register

Offset	Bit Position	
0x040	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0
Reset		0
Access		RW
Name		OUTPEN
Bit	Name Reset Access Description	

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	OUTPEN	0	RW	ACMP Output Pin Enable
	Enable/disable analog	g comparator ou	tput to pin.	

# 25.5.13 ACMPn\_ROUTELOC0 - I/O Routing Location Register

25.5.15	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				., 0 100		9 _0			togic																		
Offset												Bit	t Pos	ition									1					
0x044	33	29	28	5e	25	23	52	7	70	6 6	0 7	-	9 ,	ਹ 5 4		13	7 7		10	ဝ	∞	_	ဖ	2	4	ω <i>c</i>	-	- 0
Reset																										00x0		
Access																										RW		
Name																										ОПТГОС		
																										LOO		
Bit	Name				Reset			Acc	cess	De	escr	ipt	tion															
31:6	Reserv	/ed			To ens	sure	сотр	atik	oility	with	futui	re	devic	es, a	lw	ays	write	bit	s to	0.	Мо	re in	forn	natic	n in	1.2 C	onve	en-
5:0	OUTLO	C			0x00			RW	'	I/C	) Lo	са	tion															
	Decide	s the	e locat	ion c	of the O	JT p	in.																					
	Value				Mode					De	escri	pti	ion															
	0				LOC0					Lc	catio	on	0															
	1				LOC1					Lc	catio	on	1															
	2				LOC2					Lo	catio	on	2															
	3				LOC3					Lo	catio	on	3															
	4				LOC4					Lo	catio	on	4															
	5				LOC5					Lo	catio	on	5															
	6				LOC6					Lc	catio	on	6															
	7				LOC7					Lo	catio	on	7															
	8				LOC8					Lo	catio	on	8															
	9				LOC9					Lo	catio	on	9															
	10				LOC1	0				Lo	catio	on	10															
	11				LOC1	1				Lo	catio	on	11															
	12				LOC1	2				Lo	catio	on	12															
	13				LOC1	3				Lo	catio	on	13															
	14				LOC1	4				Lo	catio	on	14															
	15				LOC1	5				Lo	catio	on	15															
	16				LOC1	6				Lo	catio	on	16															
	17				LOC1	7				Lo	catio	on	17															
	18				LOC1	8				Lo	catio	on	18															
	19				LOC1	9				Lc	catio	on	19															
	20				LOC2	0				Lo	catio	on	20															
	21				LOC2	1				Lo	catio	on	21															
	22				LOC2	2				Lc	catio	on	22															

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

# 25.5.14 ACMPn\_EXTIFCTRL - External Override Interface Control

Offset		Bit Position																														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset		•		•	•					•	•	•	•	•	•		•			•		•	•	•		2	e e				•	0
Access																										2	<u>}</u>					₩ M
Name																										IDOTOCA	APORISEL					N EN

Bit	Name	Reset	Access	Description
31:8	31:8 Reserved		compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:4	APORTSEL	0x0	RW	APORT Selection for External Interface


Decides which APORT(s) the ACMP will use when controlled by an external module.

Value	Mode	Description
0	APORT0X	APORT0X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT0XCH0.
1	APORT0Y	APORT0Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT0YCH0.
2	APORT1X	APORT1X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT1XCH0.
3	APORT1Y	APORT1Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT1XCH0.
4	APORT1XY	APORT1X/Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT1XCH0.
5	APORT2X	APORT2X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT2YCH0.
6	APORT2Y	APORT2Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT2YCH0.
7	APORT2YX	APORT2Y/X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT2YCH0.
8	APORT3X	APORT3X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT3XCH0.
9	APORT3Y	APORT3Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT3XCH0.
10	APORT3XY	APORT3X/Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT3XCH0.
11	APORT4X	APORT4X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT4YCH0.
12	APORT4Y	APORT4Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT4YCH0.
13	APORT4YX	APORT4Y/X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT4YCH0.

Bit	Name	Reset	Access	Description					
3:1	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-					
0	EN	0	RW	Enable External Interface					
	Set to enable an external module, like LESENSE, to control the ACMP								

## 26. ADC - Analog to Digital Converter





#### **Quick Facts**

### What?

The ADC is used to convert analog signals into a digital representation and features low-power, autonomous operation.

## Why?

In many applications there is a need to measure analog signals and record them in a digital representation, without exhausting the energy source.

#### How?

A low power ADC samples up to 32 input channels in a programmable sequence. With the help of PRS and DMA, the ADC can operate without CPU intervention in EM2 Deep Sleep and EM3 Stop, minimizing the number of powered up resources. The ADC can further be duty-cycled to reduce the energy consumption.

### 26.1 Introduction

The ADC uses a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second (1 Msps). The integrated input multiplexer can select from external I/Os and several internal signals.

#### 26.2 Features

- Programmable resolution (6/8/12-bit)
  - 13 conversion clock cycles for a 12-bit conversion
  - · Maximum 1 Msps @ 12-bit
  - Maximum 1.6 Msps @ 6-bit
- · Configurable acquisition time
- · Externally controllable conversion start time using PRS in TIMED mode
- · Integrated prescaler for conversion clock generation
  - · Selectable clock division factor from 1 to 128
- · Wide conversion clock range: 32 kHz to 16 MHz
- · Can be run during EM2 Deep Sleep and EM3 Stop, waking up the system upon various enabled interrupts
- Can be run during EM2 Deep Sleep and EM3 Stop with DMA enabled to pull data from the FIFOs without waking up the system
- Supports up to 144 external input channels and several internal inputs
  - Includes temperature sensor and random number generator function
- · Left or right adjusted results
  - · Results in 2's complement representation
  - · Differential results sign extended to 32-bits results
- · Programmable scan sequence
  - · Up to 32 configurable samples in scan sequence
  - · Mask to select which pins are included in the sequence
  - · Triggered by software or PRS input
  - · One shot or repetitive mode
  - · Oversampling available
  - · Four deep FIFO to store conversion data along with channel ID and option to overwrite old data when full
  - · Programmable watermark (DVL) to generate SCAN interrupt
  - · Supports overflow and underflow interrupt generation
  - · Supports window compare function
  - · Conversion tailgating support for predictable periodic scans
- · Programmable single channel conversion
  - · Triggered by software or PRS input
  - · Can be interleaved between two scan sequences
  - · One shot or repetitive mode
  - · Oversampling available
  - · Four deep FIFO to store conversion data with option to overwrite old data when full
  - programmable watermark (DVL) to generate SINGLE interrupt
  - · Supports overflow and underflow interrupt generation
  - Supports window compare function
- · Hardware oversampling support
  - · 1st order accumulate and dump filter
  - From 2 to 4096 oversampling ratio (OSR)
  - · Results in 16-bit representation
  - · Enabled individually for scan sequence and single channel mode
  - · Common OSR select
- Programmable and preset input full scale (peak-to-peak) range (VFS) with selectable reference sources
  - VFS=1.25 V using internal VBGR reference
  - · VFS=2.5 V using internal VBGR reference
  - · VFS=AVDD with AVDD as reference source
  - VFS=5 V with internal VBGR reference
  - · Single ended external reference
  - · Differential external reference
  - VFS=2xAVDD with AVDD as reference source
  - · User-programmable dividers for flexible VFS options from internal, external or supply voltage reference sources

- · Support for offset and gain calibration
- · Interrupt generation and/or DMA request when
  - · Programmable number of converted data available in the single FIFO (also generates DMA request)
  - · Programmable number of converted data available in the scan FIFO (also generates DMA request)
  - · Single FIFO overflow or underflow
  - · Scan FIFO overflow or underflow
  - · Latest Single conversion tripped compare logic
  - · Latest Scan conversion tripped compare logic
  - · Analog over-voltage interrupt
  - · Programming Error interrupt due to APORT Bus Request conflict or NEGSEL programming error

### 26.3 Functional Description

An overview of the ADC is shown in Figure 26.1 ADC Overview on page 865.




Figure 26.1. ADC Overview

## 26.3.1 Clock Selection

The ADC logic is partitioned into two clock domains: HFPERCLK and ADC\_CLK. The HFPERCLK domain contains the register interface logic, APORT request logic and portions of FIFO read logic. The HFPERCLK is the default clock for the ADC peripheral. The rest of the ADC is clocked by the ADC CLK domain. The ADC CLK is chosen by ADCCLKMODE bit in the ADCn CTRL register.

The ADC\_CLK is the main clock for the ADC engine. If the ADCCLKMODE is set to SYNC, the ADC\_CLK is equal to the HFPERCLK and the ADC operates in synchronous mode. If the ADCCLKMODE is set to ASYNC, the ADC\_CLK is ASYNCCLK and the ADC operates in asynchronous mode. This distinction is important to understand as there are additional system restrictions and benefits to running the ADC in asynchronous mode detailed in 26.3.15 ASYNC ADC\_CLK Usage Restrictions and Benefits.

#### Note:

Whenever ADC is being used in asynchronous mode, then HFPERCLK must be at least 1.5 times higher than the ADC CLK.

The ADC has an internal clock prescaler, controlled by PRESC bits in ADCn\_CTRL, which can divide the ADC\_CLK by any factor between 1 and 128 to generate the conversion clock (adc\_clk\_sar) for the ADC. This adc\_clk\_sar is also used to generate acquisition timing. Note that the maximum clock frequency for adc\_clk\_sar is 16 MHz. The ADC warmup time is determined by ADC\_CLK and not by adc\_clk\_sar.

ASYNCCLK is a clock source from the CMU which is considered asynchronous to HFPERCLK. The CMU\_ADCCTRL register can be programmed to request and use ASYNCCLK. It has multiple choices for its source, including AUXHFRCO, HFXO and HFSRCCLK, and can optionally be inverted. If the chosen source for ASYNCCLK is not active at the time of request, the CMU enables the source oscillator upon receiving the request, and shuts down the oscillator when the ADC stops requesting the clock. Consult the CMU chapter for details of how to program the clock sources for the ASYNCCLK and oscillator start-up time details.

Software may choose a clock request generation scheme by programming the ASYNCCLKEN and WARMMODE of the ADCn\_CTRL register. If the ASYNCCLKEN is set to ASNEEDED with WARMMODE set to NORMAL, the ADC requests ASYNCCLK only when a conversion trigger is activated. The ASYNCCLK request is withdrawn after the conversion is complete. All other options keep the ASYNCCLK request "ON" until software programs these fields otherwise or changes the ADCCLKMODE to SYNC.

For EM2 Deep Sleep or EM3 Stop operation of the ADC, the ADC\_CLK must be configured for AUXHFRCO as this is the only available option during EM2 Deep Sleep or EM3 Stop. The ADC\_CLK source should not be changed as the system enters or exits various energy modes, otherwise measurement inaccuracies will result.

#### 26.3.2 Conversions

A conversion consists of two phases: acquisition and approximation. The input is sampled in the acquisition phase before it is converted to digital representation during the approximation phase. The acquisition time can be configured independently for scan sequence and single channel conversions (see 26.3.3 ADC Modes) by setting AT in ADCn\_SINGLECTRL/ADCn\_SCANCTRL. The acquisition times can be set to 1, 2, 3 or any integer power of 2 from 4 to 256 adc\_clk\_sar cycles.

### Note:

For high impedance sources the acquisition time should be adjusted to allow enough time for the internal sample capacitor to fully charge. The minimum acquisition time for sampling at 1 Msps and typical input loading is 187.5 ns.

The ADC uses one adc clk sar cycle per output bit in the approximation phase plus 1 extra adc clk sar cycle.

Where T<sub>acq</sub> is the acquisition time set by the AT bit field, N is the resolution (in bits), and OVSRSEL is the oversampling ratio according to the OVSRSEL field in ADCn\_CTRL when oversampling is enabled (see 26.3.10.6 Oversampling).

Figure 26.2. ADC Total Conversion Time Per Output




Figure 26.3. ADC Conversion Timing

### 26.3.3 ADC Modes

The ADC contains two programmable modes: single channel mode and scan mode. Both modes have separate configuration registers and a four-deep FIFO for conversion results. Both modes may be set up to run only once per trigger or to automatically repeat after each operation. The scan mode has priority over the single channel mode. However by default, if scan sequence is running, a triggered single channel conversion will be interleaved between two scan samples.

#### 26.3.3.1 Single Channel Mode

Single channel mode can be used to convert a single channel either once per trigger or repetitively. The configuration of single channel mode is done using the ADCn\_SINGLECTRL and ADCn\_SINGLECTRLX registers and the result FIFO can be read through the ADCn\_SINGLEDATA register. The DVL field of the ADCn\_SINGLECTRLX controls the FIFO watermark crossing which sets the SINGLEDV bit in ADCn\_STATUS high and is cleared when the data is read and the number of unread data samples falls below the DVL threshold. The user can choose to throw out new samples or overwrite the old samples when the FIFO becomes full by programming the FIFOOFACT field of the ADCn\_SINGLECTRLX register. Single channel results can also be read through ADCn\_SINGLEDATAP without popping the FIFO, returning its latest element. The DIFF field in ADCn\_SINGLECTRL selects whether differential or single ended inputs are used and POSSEL and NEGSEL selects the input signal(s). The CMPEN bit in the ADCn\_SINGLECTRL register enables the window compare function, and the latest converted data is compared against values programmed into the ADGT and ADLT fields of the ADCn\_CMPTHR register and generates SINGLECMP interrupts if enabled. The window compare function allows for compare triggering both within (if ADGT less than ADLT) or out of (if ADGT greater than ADLT) window.

### 26.3.3.2 Scan Mode

Scan mode is used to perform conversions across multiple channels, sweeping a set of selected inputs in a sequence. The configuration of scan mode is done in the ADCn\_SCANCTRL and ADCn\_SCANCTRLX registers. It has similar controls and data read mechanisms to single channel mode. There are two key differences between single channel mode and scan mode: the input sequence is programmed differently, and it has additional information in the result to indicate the channel on which the conversion was acquired. 26.3.7 Input Selection explains how the input sequence is chosen. When the scan sequence is triggered, the ADC samples all inputs that are included in the mask (ADCn\_SCANMASK), starting at the lowest pin number. DIFF in ADCn\_SCANCTRL selects whether single ended or differential inputs are used. The FIFO data is tagged with SCANINPUTID and can be read along with the scan data using ADCn\_SCANDATAX register. The ADCn\_SCANDATAXP can be used to read the latest valid entry from the scan FIFO without popping it. There is also a ADCn\_SCANDATA register that contains results without the SCANINPUTID appended.

### 26.3.4 Warm-up Time

After power-on, the ADC requires some time for internal bias currents and references to settle prior to starting a conversion. This time period is called the warm-up time. Warm-up timing is performed by hardware. Software must program the number of ADC\_CLK cycles required to count at least 1  $\mu$ s in the TIMEBASE field of the ADCn\_CTRL register. TIMEBASE only affects the timing of the warm-up sequence and is not dependent on adc\_clk\_sar. When enabling the ADC or changing references between samples, the ADC is automatically warmed up for 5  $\mu$ s (5 times the period indicated by TIMEBASE).

Normally, the ADC will be warmed up only when samples are requested and is shut off when there are no more samples waiting. However, if lower latency is needed, configuring the WARMUPMODE field in ADCn\_CTRL allows the ADC and/or reference to stay warm between samples, reducing the warm-up time or eliminating it altogether. Figure 26.4 ADC Analog Power Consumption With Different WARMUPMODE Settings on page 870 shows the effects on analog power consumption in scenarios using different WARMUPMODE settings.

The user can program which reference should be kept warm in the CHCONREFWARMIDLE bitfield in the ADCn\_CTRL register. By default the scan mode reference is kept warm. The user can also choose to keep the single channel mode reference warm or to keep the last used reference warm. If the default setting is kept (scan mode reference is to be kept warm) and if the single-mode reference setting is different than scan-mode, then single mode conversions will first warmup its reference for 5 µs before a conversion can begin.

Various warmup modes are described here:

- NORMAL: This is the lowest power option for general-purpose use and low sampling rates (below 35 ksps). The ADC and references are shut off when there are no samples waiting. The ADC does not consume any power when it is shut down. A 5 µs warmup time will be initiated prior to every conversion. Figure a in Figure 26.4 ADC Analog Power Consumption With Different WARMUP-MODE Settings on page 870 shows this mode.
- KEEPINSTANDBY: This mode is suitable for infrequent sampling of lower impedance inputs, and is the lowest power option for sampling rates between about 35 and 125 ksps. It may also be useful for lower sampling rates where latency is important. The reference selected for scan mode is kept warm, but the ADC is powered down. The ADC will initiate a 1 µs warmup period before a conversion begins. Because the reference is kept warm, the ADC will consume a small amount of standby current when it is not converting. Figure b in Figure 26.4 ADC Analog Power Consumption With Different WARMUPMODE Settings on page 870 shows this mode.
- KEEPINSLOWACC: This mode is useful for high-impedance inputs which are sampled infrequently. It is similar to KEEPINSTAND-BY, but continuously tracks the input, keeping the input multiplexer connected to the APORT bus. This mode consumes little more power than KEEPINSTANDBY mode (about 2 µA extra) when a conversion is not in progress. This allows the user to avoid programming long acquisition time that would otherwise be necessary for high-impedance inputs when ADC wakes up to full power mode, thereby reducing the total current consumption per conversion.
- KEEPADCWARM: This mode provides the lowest latency and allows for maximum sampling rates. The ADC and reference circuitry
  remain powered on even when conversions are not in progress. Figure c in Figure 26.4 ADC Analog Power Consumption With Different WARMUPMODE Settings on page 870 shows this mode. This mode consumes the most power, but as soon as a trigger
  event occurs, the acquisition and conversion begin with no warm-up time. Note that if KEEPADCWARM mode is set and HFXO is
  selected as the ADC clock source, the HFXO will remain on in EM2.

When KEEPADCWARM is chosen, ADC is termed as being in continuous operation. When any other warmup mode is chosen, ADC is termed to be in duty-cycled operation.

When entering EM2 Deep Sleep or EM3 Stop, if the ADC is not going to be used, it should be returned to an idle state and WARMUP-MODE in ADCn\_CTRL written to 0. Refer to 26.3.17 ADC Programming Model for more information on placing the ADC in an idle state. If the ADC is going to be used in these low energy modes, the user can use any of the WARMUPMODE settings, but should be mindful of the power consumption that comes along with the different mode settings. For EM2 Deep Sleep or EM3 Stop operation, the ADC clock source must be configured to use AUXHFRCO.




Figure 26.4. ADC Analog Power Consumption With Different WARMUPMODE Settings

### Note:

When using any warm-up mode other than NORMAL, always switch back to the NORMAL mode before switching to another warm-up mode.

### 26.3.5 Power Supply

The ADC block power (V<sub>ADC</sub>) is derived from the VDDX\_ANA supply rail. VDDX\_ANA can be selected from the AVDD or DVDD supply pins using the EMU\_PWRCTRL\_ANASW bit field.

### 26.3.6 Input Pin Considerations

For external ADC inputs routed through the APORT, the maximum supported analog input voltage will be limited to the MIN( $V_{ADC}$ , IOVDD) (where  $V_{ADC}$  is VDDX\_ANA, as described in 26.3.5 Power Supply). Note that pins configured as ADC inputs should disable OVT (by setting the corresponding GPIO Px OVTDIS bit) to reduce any potential distortion introduced by the OVT circuitry.

ADC external reference inputs are not routed through the APORT, and the maximum supported analog input voltage for an external reference will also be limited to the MIN(V<sub>ADC</sub>, IOVDD).

### 26.3.7 Input Selection

The ADC samples and converts the analog voltage differential at its positive and negative voltage inputs. The input multiplexers of the ADC can connect these inputs to one of several internal nodes (e.g., temperature sensor) or to external signals via analog ports (APORT0, APORT1, APORT2, APORT3 or APORT4).

The analog ports APORT1, APORT2, APORT3, and APORT4 connect to external pins via analog buses (BUSAX, BUSAY, BUSAX, etc.) which are shared among other analog peripherals on the device. APORT1 through APORT4 are each 32 channels wide with connections to two sub-buses: a 16-channel X bus and a 16-channel Y bus. In the ADC module, all X buses connect to the INP\_MUX and all Y buses connect to the INN\_MUX as shown in Figure 26.5 APORT Connection to the ADC on page 871. Connections to the X and Y sub-buses alternate channels on the APORT. On APORT1 and APORT3, even-numbered channels connect to the X bus, and odd-numbered channels connect to the Y bus. On APORT2 and APORT4, even-numbered channels connect to the X bus and odd-numbered channels connect to the Y bus. The APORT to BUS mappings may vary from device to device, Refer to the APORT Client Map in the device data sheet for exact mappings.

Unlike APORT1 through APORT4, APORT0 is not a shared resource. It consists of a 16-channel X bus and a 16-channel Y bus, each with dedicated I/O pin connections. Note that APORT0 is not available on all device families.




Figure 26.5. APORT Connection to the ADC

For differential measurements, one input must be chosen from an X bus and the other from a Y bus. Choosing both inputs from an X bus or both from a Y bus will generate a PROGERR interrupt (if enabled) of NEGSELCONF type. The PROGERR type can be checked in the ADCn\_STATUS register.

The mapping and availability for external I/O connections to ADC0 inputs is shown in device data sheet.

Multiple peripherals may request the same shared system bus (BUSAX, BUSAY, BUSBX, etc.). When this happens, a conflict status is generated and that bus is kept floating. If this happens with the ADC, the PROGERR field in ADCn\_STATUS is set to BUSCONF, and an interrupt may be generated (if enabled). When connecting dedicated I/Os through APORT0, all inputs are available to APORT0X and APORT0Y and no bus conflict is possible. Refer to 26.3.7.3 APORT Conflicts for more information on identifying and resolving bus conflicts.

Note: The internal inputs can only be sampled in single channel, single-ended mode. NEGSEL should be fixed to VSS for these conversions.

### 26.3.7.1 Configuring ADC Inputs in Single Channel Mode

In single channel mode, the ADCn\_SINGLECTRL register provides the POSSEL and NEGSEL selection for positive and negative channel selection of the ADC. The APORT Client Map provides external pin to internal bus channel mapping enumeration for a particular device. Software can also choose internal nodes for POSSEL.

For single-ended conversions on external (APORT-connected) signals, POSSEL and NEGSEL are fully configurable. However, when performing conversions on internal signals, NEGSEL must be set to VSS. This NEGSEL reconfigurability feature in single-ended mode may not be available in all devices. If compatibility with devices that do not support this feature is desired, NEGSEL should be set to VSS for all single channel single-ended conversions.

Note that in both the POSSEL and NEGSEL fields, it is possible to choose inputs from both X and Y buses, even though X channels are physically connected to the positive mux (INP\_MUX) and Y channels are physically connected to the negative mux (INN\_MUX). For single-ended operation (DIFF = 0), if the positive input is chosen from a Y channel the ADC performs a negative single ended conversion and automatically inverts the result at the end, producing a positive result. For differential conversions (DIFF = 1), if a Y channel is chosen for the positive input and an X channel is chosen for the negative input, the ADC result will be inverted to produce the correct polarity.

Refer to device-specific data sheet for specific pin connection options. Note that the same I/O pin may appear in multiple locations.

### 26.3.7.2 Configuring ADC Inputs in Scan Mode

In scan mode, the ADC can sample and convert up to 32 external channels on each conversion trigger. Internal channels are not available in scan mode. The ADC's scanner logic automatically changes the input mux settings between conversions, eliminating the need for firmware intervention.

The ADC scanner logic is controlled by a set of 32 logical channels called SCANINPUTIDs. The 32 SCANINPUTIDs are arranged in four groups of 8 channels each. Each channel group can point to a predefined series of 8 sequential channels on any of the available APORTs. The ADCn\_SCANINPUTSEL register is used to configure which group of physical APORT channels each of the SCANINPUTID channel groups map to. For example, selecting APORT1CH16TOCH23 in the INPUT7TO0SEL field selects APORT1CH16 for SCANINPUTID0, APORT1CH17 for SCANINPUTID1, APORT1CH18 for SCANINPUTID2, and so on.

The four SCANINPUTID groups are fully independent and may be selected from any APORT in any combination. It is possible also to repeat the same selection in multiple groups. For example, the user may select APORT2CH0TOCH7 for all four of the SCANINPUTID groups.

In many cases, the user application will not require all 32 channels of the scanner to be converted. Each of the scanner channels may be individually enabled according to the needs of the system. The ADCn\_SCANMASK register is used to enable and disable individual SCANINPUTIDs. The bits in the ADCnSCANMASK register correspond one-to-one with the SCANINPUTID channel numbers. During a scan operation, the ADC scanner logic will convert only the enabled SCANINPUTIDs, in order from lowest to highest.

In single-ended mode, all conversions performed by the ADC will be relative to VSS. For any enabled SCANINPUTID, the selected APORT channel will be connected to the ADC with the opposite ADC input terminal connected to VSS. Note that the channel groups selected in ADCn\_SCANINPUTSEL point to a block of 8 channels on an APORT, which includes both X and Y channels. Depending on the channels enabled by ADCn\_SCANMASK, the ADC may perform conversions on the X or the Y bus associated with that APORT.

Figure 26.6 ADC Single-ended Scan Mode Example on page 873 shows an example of a single-ended scan configuration. In this example, ADCn\_SCANINPUTSEL has been configured to place APORT1CH16TO23 in the first, third, and fourth channel groups. APORT4CH8TO15 has been placed in the second channel group. ADCn\_SCANMASK selects six of these channels for inclusion in the scan. When an ADC scan is initiated with this configuration, the ADC begins at SCANINPUTID0 and converts each enabled channel in turn. This scan configuration results in a set of six single-ended ADC conversions: PF0, PF3, PA5, PA5, PF7, and PF4.




Figure 26.6. ADC Single-ended Scan Mode Example

In differential mode, the default operation of the ADC scanner is to perform a differential measurement between the selected APORT channel and the next channel on that APORT. For example, if the enabled SCANINPUTID points to APORT1CH6, the ADC will perform a differential conversion between APORT1CH6 and APORT1CH7.

There are two exceptions to this rule, listed in order of precedence:

- 1. When converting SCANINPUTID15, the differential conversion will be performed between the channel selected by SCANINPUTID15 and the channel selected by SCANINPUTID8.
- 2. When APORTnCH31 is the selected input, the differential conversion will be performed between APORTnCH31 and APORTnCH0.

Figure 26.7 ADC Differential Scan Mode Example on page 874 shows an example of a differential scan configuration. In this example, ADCn\_SCANINPUTSEL has been configured to place APORT1CH16TO23 in the first, third, and fourth channel groups. APORT4CH8TO15 has been placed in the second channel group. ADCn\_SCANMASK selects three channels pairs for inclusion in the scan. When an ADC scan is initiated with this configuration, the ADC begins at SCANINPUTID0 and converts each enabled channel in turn. This scan configuration results in a set of three differential ADC conversions: PF0-PF1, PF2-PF3, and PA4-PA5.

SCANINPUTSEL	,	AP(	OR	Г1С	H1	6T(	)23	3	,	٩P(	)R	Г1С	H1	6T(	) ) )	3		ΑP	OR	T40	CH8	зтс	15		,	AP(	DR <sup>-</sup>	Г1С	H1	6T(	)23	;
APORT-Channel (Positive)	1-23 1-22 1-20 1-19 1-18 1-17 1-16								1-23	1-22	1-21	1-20	1-19	1-18	1-17	1-16	4-15	4-14	4-13	4-12	4-11	4-10	4-9	4-8	1-23	1-22	1-21	1-20	1-19	1-18	1-17	1-16
APORT-Channel (Negative)	1-24	1-23	1-22	1-21	1-20	1-19	1-18	1-12	1-24	1-23	1-22	1-21	1-20	1-19	1-18	1-17	8-4	4-15	4-14	4-13	4-12	4-11	4-10	4-9	1-24	1-23	1-22	1-21	1-20	1-19	1-18	1-17
I/O Differential	PF7-none	PF6-FP7	PF5-PF6	PF4-PF5	PF3-PF4	PF2-PF3	PF1-PF2	PF0-PF1	PF7-none	PF6-FP7	PF5-PF6	PF4-PF5	PF3-PF4	PF2-PF3	PF1-PF2	PF0-PF1	none	none	PA5-none	PA4-PA5	PA3-PA4	PA2-PA3	PA1-PA2	PA0-PA1	PF7-none	PF6-FP7	PF5-PF6	PF4-PF5	PF3-PF4	PF2-PF3	-PF	PF0-PF1
SCANMASK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	1
SCANINPUTID	31	31 2														16	15							8	7							0

Figure 26.7. ADC Differential Scan Mode Example

In certain applications it may be desirable to perform differential conversions on several channels against a common voltage. The ADCn\_SCANNEGSEL register allows eight of the SCANINPUTIDs to re-map the negative terminal of a differential conversion to a common channel. In the first ADCn\_SCANINPUTSEL group, the negative input for SCANINPUT 0, 2, 4, and 6 may be re-mapped to any of the odd-numbered channels in that group (SCANINPUT 1, 3, 5, or 7). Likewise, in the second ADCn\_SCANINPUTSEL group, the negative input for SCANINPUT 9, 11, 13, and 15 may be re-mapped to any of the even-numbered channels in that group (SCANINPUT 8, 10, 12, or 14).

Figure 26.8 ADC Differential Scan Mode Re-mapping Negative Input Selections on page 874 shows the effects of the ADCn\_SCAN-NEGSEL register on the re-mappable inputs. The left side of the figure shows the default channel mapping, and the right side of the figure shows how ADCn\_SCANNEGSEL can be programmed to map the same negative input on up to four channels.




Figure 26.8. ADC Differential Scan Mode Re-mapping Negative Input Selections

## 26.3.7.3 APORT Conflicts

The ADC shares common analog buses connected to its APORTs (1-4) with other analog peripherals (see device-specific data sheet). As the ADC performs single or scan conversions, it requests the shared buses and sends selections for the control switches to connect the desired I/O pins. If another analog peripheral requests the same shared bus at the same time, there will be a collision and none of the peripherals will be granted control of that bus.

To help debug over-utilization of APORT resources, the ADC hardware provides status information in local registers. The ADCn\_APORTREQ register gives the user visibility into which APORT(s) the ADC is requesting given the setting of the input selection registers. ADCn\_APORTCONFLICT reports any conflicts that occur. If PROGERR in ADCn\_IEN is set, any conflict generates an interrupt. The PROGERR field in the ADCn\_STATUS register indicates whether the programming error happened as a result of an APORT bus conflict (BUSCONF) or from a negative-input selection conflict (NEGSELCONF). If the PROGERR interrupt occurred due to a negative selection conflict, then the interrupt can be cleared by software only after correcting the conflict. If a software clear is attempted without correcting the configuration, the interrupt will be cleared for one clock cycle but then it will trigger again as the invalid configuration still persists.

**Note:** The ADC requests shared bus connections as soon as that bus is selected in the input select registers, even if the ADC is not performing any conversions. This means that by using the APORT request, the ADC will acquire the associated shared analog bus, preventing other peripherals from using it. The bus will be released only when the input select registers are changed.

It is possible for the ADC to passively monitor shared bus signals without controlling the switches and creating bus conflicts. This can be done by setting the ADCn\_APORTMASTERDIS register. When ADCn\_APORTMASTERDIS is used, channel selection defers to the peripheral acting as the bus master for that shared bus, and no bus conflict will occur. The ADC will connect its input to the shared bus, but the specific channel will be controlled by the peripheral designated as the bus master.

# 26.3.8 Reference Selection and Input Range Definition

The full scale voltage (VFS) of the ADC is defined as the full input range, from the lowest possible input voltage to the highest. For single-ended conversions, the input range on the selected positive input is from 0 to VFS. For differential conversions, the input to the converter is the difference between the positive and negative input selections. This can range from -VFS/2 to +VFS/2.

VFS for the converter is determined by a combination of the selected voltage reference (VREF) and programmable divider circuits on the ADC input and voltage reference paths. Users have full control over the VREF and divider selections, offering a very flexible and wide selection of VFS values. In most applications however, it is not necessary to adjust VFS beyond a set of common pre-defined choices. For the simplest VFS configuration, refer to 26.3.8.1 Basic Full-Scale Voltage Configuration. If the application requires a VFS configuration not available in the pre-defined choices, 26.3.8.2 Advanced Full-Scale Voltage Configuration covers additional configuration options.

### 26.3.8.1 Basic Full-Scale Voltage Configuration

Basic configuration of the VFS (full scale voltage) for the converter is done by programming the REF bitfield in ADCn\_SINGLECTRL (for single channel mode) or ADCn\_SCANCTRL (for scan mode) to any of the pre-defined options. The list of available pre-defined VFS options is:

- VFS = 1.25 V using internal VBGR as the reference source
- VFS = 2.5 V using internal VBGR as the reference source
- VFS = AVDD using AVDD as the reference source (AVDD ≤ 3.6 V)
- VFS = 5 V using internal VBGR as the reference source
- VFS = ADCn EXTP external pin as a single-ended reference source (1.2 V 3.6 V)
- VFS = ADCn EXTP ADCn EXTN external pins as a differential reference source. (1.2 V 3.6 V difference)
- VFS = 2 x AVDD using AVDD as the reference source (AVDD ≤ 3.6 V)

The maximum and minimum input voltage which the ADC can recognize at any external pin is limited to the minimum of the  $V_{ADC}$  and IOVDD supply voltages (where  $V_{ADC}$  is VDDX\_ANA, as described in 26.3.5 Power Supply). If VFS is configured to be larger than the supply range, the full ADC range will not be available. For example, with a 3.3 V supply and VFS configured to 5 V, the input voltage for single-ended conversions will be limited to 0 to 3.3 V, though the effective VFS is still 5 V.

The ADC uses a chip-level bias circuit to provide bias current for its operation. For highest accuracy when using a VBGR-derived internal bandgap reference source, GPBIASACC in ADCn\_BIASPROG should be cleared to 0 (HIGHACC). This will allow the ADC to enable high-accuracy mode from the bias circuitry during conversions. When AVDD or an external pin reference option is used, software may set GPBIASACC in ADCn\_BIASPROG to 1 (LOWACC) to conserve energy. Note that VDAC and DC-DC usage may also switch the chip-level bias to high- accuracy mode (even if GPBIASACC is set to LOWACC), potentially impacting ADC results. For example, if ADC is doing a conversion with GPBIASACC set to LOWACC and VDAC also starts a conversion using the internal low noise reference, then the chip-level bias circuit will be automatically switched to high-accuracy mode (potentially corrupting results of the on-going ADC conversion). Similarly, DC-DC startup automatically switches the chip-level bias circuit to high-accuracy mode for a short time, i.e., if DC-DC startup happens when ADC is doing a conversion (with GPBIASACC set to LOWACC), ADC results may get corrupted. DC-DC startup automatically switches the bias circuit to high-accuracy mode for 25 µs. It is during this time that ADC conversions with the GPBIASACC set to LOWACC should be avoided.

If the pre-defined VFS options do not suit the particular application, refer to 26.3.8.2 Advanced Full-Scale Voltage Configuration for more advanced VFS options.

### 26.3.8.2 Advanced Full-Scale Voltage Configuration

For most applications, the pre-defined VFS options described in 26.3.8.1 Basic Full-Scale Voltage Configuration are suitable. Advanced VFS configurations are also possible by programming the REF bitfield in ADCn\_SINGLECTRL or ADCn\_SCANCTRL to the CONF option. Programming the REF bitfield to CONF allows the user to select the specific VREF source and adjust the programmable input and reference divider options directly.

The general procedure for programming an advanced VFS configuration is as follows:

- 1. Select the voltage reference source using VREFSEL.
- 2. Configure VREFATTFIX and VREFATT so that the reference voltage at the ADC is between 0.7 and 1.05 V.
- 3. Configure VINATT to achieve the desired full-scale voltage.

The VREFSEL field in ADCn\_SINGLECTRLX or ADCn\_SCANCTRLX selects the voltage reference source. The ADC can choose from the following voltage reference (VREF) sources:

- VBGR: An internal 0.83 V bandgap reference voltage. This is the most precise internal reference source available.
- VDDXWATT: An attenuated version of the AVDD supply voltage. The attenuation factor is determined by the VREFATTFIX and/or VREFATT bit fields.
- VREFPWATT: An external reference source applied to the ADCn\_EXTP pin, and attenuated by the attenuation factor (determined by the VREFATTFIX and/or VREFATT bit fields). This is the appropriate choice for external reference inputs greater than 1.05 V.
- VREFP: An external reference source applied to the ADCn\_EXTP pin, without any attenuation. This is the appropriate choice for external reference inputs between 0.7 V and 1.05 V.
- VENTROPY: A very low internal reference voltage (approx. 0.1 V). This option is intended to be used only with the ADC inputs tied
  internally to VSS, for generating random noise at the ADC output.
- VREFPNWATT: A differential version of VREFPWATT, with the reference source applied to the ADCn\_EXTP and ADCn\_EXTN pins and attenuated. This is the appropriate choice where a differential reference of greater than 1.05 V is required.
- VREFPN: A differential version of VREFP, with the reference source applied to the ADCn\_EXTP and ADCn\_EXTN pins and no attenuation. This is the appropriate choice where a differential reference of between 0.7 V and 1.05 V is required.
- VBGRLOW: An internal 0.78 V bandgap reference voltage.

The ADC reference voltage should be attenuated to a lower voltage when using AVDD or the external reference source. A simple method for a wide range of reference sources is to set VREFATTFIX to 1. The VREF attenuation factor (ATT<sub>VREF</sub>) can then be selected between 1/3 (when VREFATT is greater than 0), and 1/4 (when VREFATT is equal to 0). For reference sources between 1.2 V and 3.6 V, ATT<sub>VREF</sub> = 1/3 is the best choice. ATT<sub>VREF</sub> = 1/4 can be used with references from 1.6 V to 3.8 V, with slight performance degradation.

Finer granularity on  $ATT_{VREF}$  is possible as well, by clearing VREFATTFIX to 0, and setting the VREFATT field. For optimal performance with VREFATTFIX = 0, the attenuated ADC reference input should be limited to between 0.7 V and 1.05 V. When VREFATTFIX is cleared to 0,  $ATT_{VREF}$  is set according to the equation:

ATT<sub>VREF</sub> = (VREFATT + 6) / 24 for VREFATT < 13, and (VREFATT - 3) / 12 for VREFATT ≥ 13

Figure 26.9. ATT<sub>VREF</sub>: VREF Attenuation Factor

The ADC input also includes a programmable attenuator. The VIN attenuator is used to widen the available input range of the ADC beyond the reference source. The VIN attenuation factor (ATT<sub>VIN</sub>) is determined by the VINATT field according to the equation:

ATT<sub>VIN</sub> = VINATT / 12 for VINATT ≥ 3 (settings 0, 1, and 2 are not allowable values for VINATT)

Figure 26.10. ATT<sub>VIN</sub>: VIN Attenuation Factor

VFS can be calculated by the formula given below for any given VREF source, VREF attenuation, and VIN attenuation:

VFS = 2 · VREF · ATT<sub>VREF</sub> / ATT<sub>VIN</sub>

VREF is selected in the VREFSEL bitfield, and

ATT<sub>VREF</sub> is the VREF attenuation factor, determined by VREFATT or VREFATTFIX

ATT<sub>VIN</sub> is the VIN attenuation factor, determined by VINATT

Figure 26.11. VFS: Full-Scale Input Range

The maximum and minimum input voltage which the ADC can recognize at any external pin is limited to the minimum of the  $V_{ADC}$  and IOVDD supply voltages (where  $V_{ADC}$  is VDDX\_ANA, as described in 26.3.5 Power Supply). If VFS is configured to be larger than the supply range, the full ADC range will not be available. For example, with a 3.3 V supply and VFS configured to 5 V, the input voltage for single-ended conversions will be limited to 0 to 3.3 V, though the effective VFS is still 5 V.

The ADC uses a chip-level bias circuit to provide bias current for its operation. For highest accuracy when using a VBGR-derived internal bandgap reference source, GPBIASACC in ADCn\_BIASPROG should be cleared to 0 (HIGHACC). This will allow the ADC to enable high-accuracy mode from the bias circuitry during conversions. When AVDD or an external pin reference option is used, software may set GPBIASACC in ADCn\_BIASPROG to 1 (LOWACC) to conserve energy. Note that VDAC and DC-DC usage may also switch the chip-level bias to high- accuracy mode (even if GPBIASACC is set to LOWACC), potentially impacting ADC results. For example, if ADC is doing a conversion with GPBIASACC set to LOWACC and VDAC also starts a conversion using the internal low noise reference, then the chip-level bias circuit will be automatically switched to high-accuracy mode (potentially corrupting results of the on-going ADC conversion). Similarly, DC-DC startup automatically switches the chip-level bias circuit to high-accuracy mode for a short time, i.e., if DC-DC startup happens when ADC is doing a conversion (with GPBIASACC set to LOWACC), ADC results may get corrupted. DC-DC startup automatically switches the bias circuit to high-accuracy mode for 25 µs. It is during this time that ADC conversions with the GPBIASACC set to LOWACC should be avoided.

The combination of VREF, ATT<sub>VREF</sub> and ATT<sub>VIN</sub> can produce a wide range of full-scale voltage options for the converter. Table 26.1 Advanced VFS Configuration: VREF = AVDD on page 878 shows some example VFS configurations using AVDD as a reference source.

Table 26.1. Advanced VFS Configuration: VREF = AVDD

AVDD Voltage	VREF Attenuation Settings	Reference Voltage at ADC	VIN Attenuation Set- tings	VFS
1.85 V	VREFATTFIX = 0	0.925 V	VINATT = 12	1.85 V
	VREFATT = 6		ATT <sub>VIN</sub> = 1	(+/-0.925 V differential)
	ATT <sub>VREF</sub> = 1/2			
3.0 V	VREFATTFIX = 0	1.0 V	VINATT = 8	3.0 V
	VREFATT = 2		ATT <sub>VIN</sub> = 2/3	(+/-1.5 V differential)
	ATT <sub>VREF</sub> = 1/3			
3.0 V	VREFATTFIX = 0	1.0 V	VINATT = 4	6.0 V
	VREFATT = 2		ATT <sub>VIN</sub> = 1/3	(+/-3.0 V differential)
	ATT <sub>VREF</sub> = 1/3			
3.6 V	VREFATTFIX = 1	0.9 V	VINATT = 6	3.6 V
	VREFATT = 0		ATT <sub>VIN</sub> = 1/2	(+/-1.8 V differential)
	ATT <sub>VREF</sub> = 1/4			

### 26.3.9 Programming of Bias Current

The ADC uses a chip-level bias generator to provide bias current for its operation. The ADC's internal bias can be scaled by ADCBIA-SPROG field of the ADCn\_BIASPROG register. At lower conversion speeds, the ADCBIASPROG can be used to lower active power. Some commonly used settings are given in the ADCBIASPROG register description. For proper operation, the ADC conversion speed must be scaled accordingly. The scale factor is calculated as:

Bias scale factor = (1- ADCBIASPROG[2:0]/8) / (1+3·ADCBIASPROG[3])

### Figure 26.12. Bias Scale Factor

The bias programming register also includes the VFAULTCLR bit field. If VREFOF interrupt is enabled and it is triggered, then the user needs to set this bit in the ISR before clearing the interrupt flag. This bit then needs to be reset after the interrupt flag is cleared in order to enable the VREFOV flag to trigger on the next VREFOV condition.

The bias current settings should only be changed while the ADC is disabled (i.e. in NORMAL warm-up mode and no conversion in progress).

#### 26.3.10 Feature Set

The following sections explain different ADC features.

### 26.3.10.1 Conversion Tailgating

Scan conversions have priority over single channel conversions. This means that if scan and single triggers are received simultaneously, or even if the scan is received later when ADC is being warmed up for performing a single conversion, the scan conversion will have priority and will be done before the single conversion. However, a scan trigger will not interrupt in the middle of a single conversion, i.e., if the single conversion is in the acquisition or approximation phase, then the scan will have to wait for the single conversion to complete. If a scan sequence is triggered by a timer on a periodic basis, single channel conversion that started just before a scan trigger can delay the start of the scan sequence, thus causing jitter in sample rate. To solve this, conversion tailgating can be chosen by setting TAILGATE in ADCn\_CTRL. When this bit is set, any triggered single channels will wait for the next scan sequence to finish before activating (see Figure 26.13 ADC Conversion Tailgating on page 879). The single channel will then follow immediately after the scan sequence. In this way, the scan sequence will always start immediately when triggered, provided that the period between the scan triggers is big enough to allow the single sample conversion that was triggered to finish before the next scan trigger arrives. Note that if tailgating is set and a single channel conversion is triggered, it will indefinitely wait for a scan conversion before starting the single channel conversion.




Figure 26.13. ADC Conversion Tailgating

### 26.3.10.2 Repetitive Mode

Both single channel and scan mode can be run as a one shot conversion or in repetitive mode. The REP bitfield in ADCn\_SIN-GLECTRL/ADCn\_SCANCTRL registers can be used to activate the repetitive mode for single and scan respectively. In order to achieve the maximum sampling rate of 1 Msps, repetitive mode should be used.

It is also possible to have a programmable delay between these repetitive conversions. The REPDELAY bitfield in the ADCn\_SIN-GLECTRLX and ADCn\_SCANCTRLX registers can be used to set the delay between two repeated conversions in single channel and scan mode respectively. For single channel mode when a single conversion in repetitive mode ends, the user programmed REPDELAY is inserted and then the next single conversion is re triggered after the delay period is over. For scan mode the REPDELAY is inserted after the entire scan sequence ends. Once the delay period is over, scan mode is internally re triggered. The 26.3.10.1 Conversion Tailgating explains how the single channel and scan mode conversions can push each other out of phase. Conversion tailgating can be chosen in repetitive mode as well in order to ensure that the scan sequence will always start immediately when triggered, provided the scan REPDELAY chosen is big enough for the single conversion to finish. The status flags SINGLEACT and SCANACT stay high throughout the repeat mode, i.e., even during the delay period. The flags show that the conversions are either active or pending. Whether the ADC turns off or stays warmed up between these repeated conversions depends on the WARMUPMODE chosen in the ADCn\_CTRL register. When using single channel mode with repeat mode and REPDELAY enabled, then once the ADC has started operation (i.e., singleact status flag has gone high) then no new single conversion triggers (software START/ PRS triggers) should be sent to the ADC until the ADC has stopped converting (i.e., singleact status flag has gone low). The same applies to scan sequence conversions.

### 26.3.10.3 Conversion Trigger

The conversion modes can be activated by writing a 1 to the SINGLESTART or SCANSTART bit in the ADCn\_CMD register. The conversions can be stopped by writing a 1 to the SINGLESTOP or SCANSTOP bit in the ADCn\_CMD register. A START command will have priority over a STOP command. When the ADC is stopped in the middle of a conversion, the result buffer is cleared (the FIFO contents for any prior conversions are still intact). Every time a STOP command is issued, the user should wait for the corresponding status flag (SINGLEACT/SCANACT) to go low and then either read all the data in the FIFO or send the corresponding FIFOCLEAR command. The SINGLEACT and SCANACT bits in ADCn\_STATUS are set high when the modes are actively converting or have pending conversions.

It is also possible to trigger conversions from PRS signals. The PRS is treated as an asynchronous trigger. Setting PRSEN in ADCn\_SINGLECTRL/ADCn\_SCANCTRL enables triggering from PRS input. Which PRS channel to listen to is defined by PRSSEL in ADCn\_SINGLECTRLX/ADCn\_SCANCTRLX. When PRS trigger is selected, it is still possible to trigger a conversion from software. Refer to the PRS chapter for more information on how to set up the PRS channels. When the conversions are triggered using the ADCn\_CMD register, then the SINGLEACT and SCANACT bits in the ADCn\_STATUS are set as soon as the START command is written to the register. When the conversion is triggered using PRS, it takes some cycles from the time PRS trigger is received until the SINGLEACT and SCANACT bits are set due to the synchronization requirement. If SINGLEACT is already high then sending a new START command or a new PRS trigger for a single conversion will not have any impact as ADC already has a single conversion ongoing or a single conversion pending (single conversion can be pending if ADC is busy running a scan sequence). The same rules apply for SCANACT and SCAN START and PRS triggers. When software issues a SINGLE/SCAN STOP command, it must wait until SINGLEACT/ SCANACT flag goes low before issuing a new START.

The PRS may trigger the ADC in two possible ways, configured by PRSMODE in ADCn\_SINGLECTRLX/ADCn\_SCANCTRLX. In PULSED mode, a PRS pulse triggers the ADC to start the ADC\_CLK (if not already enabled), warm up (if not already warm), start the acquisition period, and perform the conversion. This is identical to issuing a START command from software. In this mode, the input sampling finishes at the end of the acquisition period (AT).

If the ADC\_CLK and the source of the trigger (START command or PRS pulse) are not synchronous, the frequency of the input sampling (FS), will experience a 1<sub>1/2</sub> to 2<sub>1/2</sub> ADC CLK cycle jitter due to synchronization requirements.

To precisely control the sample frequency, the PRSMODE can be set to TIMED mode. In this mode, a long PRS pulse is expected to trigger the ADC and its negative edge directly finishes input sampling and starts the approximation phase, giving precise sampling frequency management. The restriction is that the PRS pulse has to be long enough to start the ADC\_CLK (if not already enabled), and finish the acquisition period based on the AT field in ADCn\_SINGLECTRL/ADCn\_SCANCTRL. The PRS pulse needs to be high when AT event finishes. If it is not high when AT finishes, then it is ignored and input sampling finishes after AT event has ended (a two cycle latency is added to the conversion in this scenario). In this case, the ADC sets the PRSTIMEDERR interrupt flag.

If the PRS pulse is too long (e.g., FS = 32kHz), the analog ADC start can be delayed to save power. The CONVSTARTDELAY along with its EN in the ADCn\_SINGLECTRLX or ADCn\_SCANCTRLx can be programmed to implement a 0 to 8 microseconds delay. The microsecond tick is counted by TIMEBASE with ADC\_CLK similar to warmup case. This saves power as the ADC is not enabled until the last possible microsecond before the fall edge of the PRS arrives to open the sampling switch and to start the approximation phase. Figure 26.14 ADC PRS Timed Mode with ASNEEDED ADC\_CLK Request on page 881) shows PRS Timed mode triggering with CONVSTARTDELAY and ASNEEDED ADC\_CLK request. See that power is saved by both delaying the ADC EN and by requesting the ADC\_CLK only during ADC operation. This is especially useful in saving power when running the ADC in EM2 Deep Sleep or EM3 Stop power mode with low sampling frequency.




Figure 26.14. ADC PRS Timed Mode with ASNEEDED ADC CLK Request

When a PRS pulse is received, if the ADC\_CLK is not running (ASNEEDED mode), then the ADC requests the clock by setting clkreq\_adc\_async high. If the chosen clock source (HFXO/ HFSRCCLK/ AUXHFRCO) is already running, then it takes 5 ADC\_CLK cycles after the clock request is asserted for the ADC\_CLK to start. HFXO and HFSRCCLK (if chosen as ADC clock source) need to be already running before ADC sends out the clock request. If AUXHFRCO is chosen as the ADC clock source, and it is not already

ADC - Analog to Digital Converter

running, then the CMU automatically turns it on when the ADC sends a clock request. In such a case, it takes (7 ADC\_CLK cycles + the oscillator startup time) for the ADC\_CLK to start. The oscillator startup time can be found in the device data sheet.

When triggering repeat mode using PRS and then stopping the triggered mode using STOP command, ensure that the PRS pulse used to generate the repeat mode has gone low by the time the STOP command is issued. If the PRS pulse continues to stay high after ADC has stopped the ongoing conversion, then it will be picked as a new trigger to start a new conversion.

### Note:

The conversion settings should not be changed while the ADC is running. Doing so may lead to unpredictable behavior.

The adc\_clk\_sar phase is always reset by a conversion trigger as long as a conversion is not in progress. This gives predictable latency from the time of the trigger to the time the conversion starts, regardless of when in the trigger occurs.

Software and LESENSE should not trigger conversions if PRS Timed mode is selected and PRSEN is set to 1 in the ADCn\_SIN-GLECTRL/ADCn\_SCANCTRL register.

If the PRS Timed mode is being used, the acquisition time (AT) must be set greater than 0.

Scan conversions can be triggered using LESENSE as well. LESENSE only triggers one input conversion at a time (not the whole sequence of 32 possible inputs). The input to be converted using LESENSE must be configured by the user in the ADCn\_SCANINPUT-SEL register before triggering the conversion, i.e., one of the 32 inputs chosen in the ADCn\_SCANINPUTSEL register must be the one that is to be converted using LESENSE. The ADCn\_SCANMASK is not used for LESENSE triggered conversions. Instead, the user can select which input should be converted through LESENSE inside the LESENSE settings (LESENSE\_CHX). The results of LESENSE triggered conversions are not loaded in the FIFO/ DATA registers but are instead available in the LESENSE register. Similarly, the SCAN interrupt flag is not set on completion of a LESENSE triggered conversion (because that flag is set only when the data is written to the Scan FIFO). When there is a LESENSE triggered conversion going on or pending, the SCANACT status flag is set. The SCAN-PEND interrupt flag is set when a software/PRS triggered scan goes pending because a LESENSE triggered scan is running (software/PRS triggered scan will start after the currently running LESENSE scan conversion completes). Similarly, SCANEXTPEND interrupt flag is set when the LESENSE triggered scan conversion goes pending because a software/PRS triggered scan is running. LESENSE triggered conversions can be stopped at any time using the SCANSTOP command in the ADCn\_CMD register. Note that the LESENSE triggered conversion cannot trigger the Scan repeat mode.

The DBGHALT bit-field in the ADCn\_CTRL register can be used to choose the ADC behavior in debug mode. If this bit is set to 1, then in debug mode ADC completes the current conversions and then halts. This means that all conversion triggers that were received before the debug halt occurred will be serviced before the ADC halts. All conversion triggers received after the ADC was halted, will be serviced when the debug mode is not halted any more. If the repetitive mode is running (in repetitive mode ADC keeps doing conversions until the user sends a software STOP) and a debug mode halt occurs, then the ADC will gracefully complete the current on-going conversion and then halt. The repetitive mode conversions will restart as soon as the debug mode is not halted any more.

### 26.3.10.4 Output Results

ADC output results are presented in 2's complement form and the format for single ended and differential conversions are given in Table 26.2 ADC Single Ended Conversion on page 883 and Table 26.3 ADC Differential Conversion on page 883, respectively. If differential mode is selected, the results are sign extended up to 32-bits (shown in Table 26.5 ADC Results Representation on page 884).

Table 26.2. ADC Single Ended Conversion

Input Voltage	Output	Results
input voltage	Binary	Hex value
4095/4096 · VFS	111111111111	FFF
0.5 · VFS	10000000000	800
1/4096 · VFS	00000000001	001
0	00000000000	000

Table 26.3. ADC Differential Conversion

Innut	Output	Results
Input	Binary	Hex value
2047/4096 · VFS	011111111111	7FF
0.25 · VFS	01000000000	400
1/4096 · VFS	00000000001	001
0	00000000000	000
-1/4096 · VFS	11111111111	FFF
-0.25 · VFS	11000000000	C00
-0.5 · VFS	10000000000	800

## **26.3.10.5 Resolution**

The ADC performs 12-bit conversions by default. However, if full 12-bit resolution is not needed, it is possible to speed up the conversion by selecting a lower resolution (6 or 8 bits). For more information on the accuracy of the ADC, the reader is referred to the electrical characteristics section for the device.

## 26.3.10.6 Oversampling

To achieve higher accuracy, hardware oversampling can be enabled individually for each mode (Set RES in ADCn\_SINGLECTRL/ADCn\_SCANCTRL to 0x3). The oversampling rate (OVSRSEL in ADCn\_CTRL) can be set to any integer power of 2 from 2 to 4096 and the configuration is shared between the scan and single channel mode (OVSRSEL field in ADCn\_CTRL).

With oversampling, each input is sampled at 12-bits of resolution a number of times (given by OVSRSEL), and the results are filtered by a first order accumulate and dump filter to form the end result. The data presented in the ADCn\_SINGLEDATA and ADCn\_SCANDATA registers are the direct contents of the accumulation register (sum of samples). However, if the oversampling ratio is set higher than 16x, the accumulated results are shifted to fit the MSB in bit 15 as shown in Table 26.4 Oversampling Result Shifting and Resolution on page 884.

Table 26.4. Oversampling Result Shifting and Resolution

Oversampling setting	# right shifts	Result Resolution # bits
2x	0	13
4x	0	14
8x	0	15
16x	0	16
32x	1	16
64x	2	16
128x	3	16
256x	4	16
512x	5	16
1024x	6	16
2048x	7	16
4096x	8	16

## 26.3.10.7 Adjustment

By default, all results are right adjusted, with the LSB of the result in bit position 0 (zero). In differential mode the signed bit is extended up to bit 31, but in single ended mode the bits above the result are read as 0. By setting ADJ in ADCn\_SINGLECTRL/ADCn\_SCANCTRL, the results are left adjusted as shown in Table 26.5 ADC Results Representation on page 884. When left adjusted, the MSB is always placed on bit 15 and sign extended to bit 31. All bits below the conversion result are read as 0 (zero).

Table 26.5. ADC Results Representation

Adjustment	Resolution								Bits									
		31 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	12	11 11	11	11	11	11	11	10	9	8	7	6	5	4	3	2	1	0
Right	8	7 7	7	7	7	7	7	7	7	7	7	6	5	4	3	2	1	0
Right	6	5 5	5	5	5	5	5	5	5	5	5	5	5	4	3	2	1	0
	ovs	15 15	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	12	11 11	11	10	9	8	7	6	5	4	3	2	1	0	-	1	-	-
Left	8	7 7	7	6	5	4	3	2	1	0	-	-	-	-	-	-	-	-
Leit	6	5 5	5	4	3	2	1	0	-	-	-	-	-	-	-	-	-	-
	ovs	15 15	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### 26.3.10.8 Channel Connection

The inputs are connected to the analog ADC at the beginning of the acquisition phase and are disconnected at the end of the acquisition phase. The time when the APORT switches are closed (for the next input to be converted) can be controlled by the CHCONMODE bitfield in the ADCn\_CTRL register. By default, this field is set to the MAXSETTLE option. For MAXSETTLE, APORT switches are closed on the next input as soon as the acquisition phase for the current conversion is complete. This means that the APORT switches are closed approximately 12 adc\_clk\_sar cycles (assuming 12 bit resolution) before the acquisition phase of the current conversion starts, giving APORT switches maximum time to settle. The time for which APORT switches should be closed before the acquisition phase starts, should be the same for all inputs in order to get consistent results. This means that if the ADC is warmed up with CHCON-REFWARMIDLE set to 0 (scan reference warmed up and the APORT switches for the first scan channel closed) and a single trigger comes in, the single conversion will have to wait 12 adc\_clk\_sar cycles before it can start (even if single is using the same reference as scan). In this case, it might be more suitable to switch to the MAXRESP option in the CHCONMODE bitfield. In MAXRESP, the APORT switches for the upcoming conversion are closed just before the acquisition phase starts. This gives less settling time to the APORT switches but removes the extra waiting time before a conversion can start (which could be the case with MAXSETTLE as discussed above).

#### 26.3.10.9 Temperature Measurement

The ADC includes an internal temperature sensor. This sensor is measured during production test and the temperature readout from the ADC at production temperature, ADC0CAL3\_TEMPREAD1V25, is given in the Device Information (DI) page. The production temperature, CAL\_TEMP, is also given in this page. The temperature sensor slope, V\_TS\_SLOPE (mV/degree Celsius), for the sensor is found in the data sheet for the device. Using the 1.25V VFS option and 12-bit resolution, the temperature can be calculated according to the following formula (VFS in the formula is 1250 mV):

T<sub>CELSIUS</sub> = CAL\_TEMP - (ADC0CAL3\_TEMPREAD1V25 - ADC\_result) · VFS / (4096· V\_TS\_SLOPE)

#### Figure 26.15. ADC Temperature Measurement

When reading the temperature sensor, the GPBIASACC bit in ADCn\_BIASPROG should be set to 1 to keep the bias in LOWACC mode. Note that VDAC and DC-DC usage while ADC converts (with ADCn\_BIASPROG set to 1) may corrupt ADC results. See section 26.3.8 Reference Selection and Input Range Definition for details.

**Note:** The minimum acquisition time for the temperature reference is found in the electrical characteristics for the device. If using the 1.25V reference, extra acquisition time is required. In this case the AT field of ADCn\_SINGLECTRL or ADCn\_SCANCTRL should be set to a value of 9 or higher.

Note: If the device has more than one ADC, all ADCs may not be equipped with the temperature sensor. See the device data sheet.

### 26.3.10.10 ADC as a Random Number Generator

The ADC can be used as a random number generator. This is done by:

- 1. Choose the REF in the ADCn\_SINGLECTRL as CONF, setting the VREFSEL in the ADCn\_SINGLECTRLX as VENTROPY and VINATT in the same register to its maximum value of 15.
- 2. Set DIFF to 1 and RES to 0 in the ADCn SINGLECTRL register.
- 3. Trigger a single channel conversion and then read ADCn SINGLEDATA register when the conversion finishes.

The LSB[2:0] of each sample will be a random number. In this mode, the POSSEL or NEGSEL in ADCn\_SINGLECTRL can be connected to VSS or any other noisy input.

### 26.3.11 Interrupts, PRS Output

The single and scan modes have separate SINGLE and SCAN interrupt flags indicating whether corresponding FIFO contains DVL # of valid conversion data. Corresponding interrupt enable bit has to be set in ADCn\_IEN in order to generate interrupts. For these interrupts, there is no software clear mechanism by writing to ADCn\_IFC. The user needs to read enough data from the interrupted FIFO to ensure it contains less than DVL # of elements. The ADCn\_SINGLEFIFOCOUNT/ADCn\_SCANFIFOCOUNT can provide number of valid elements remaining in corresponding FIFO. The FIFO can also be cleared by ADCn\_SINGLEFIFOCLEAR/ADCn\_SCANFIFOCLEAR, but any existing data will be lost by this operation.

In addition to the SINGLE and SCAN interrupt flags, there is separate scan and single channel result overflow interrupt flag which signals that a result from a scan or single channel FIFO has been overwritten before being read. There is also separate scan and single channel result underflow interrupt flag which signals that a FIFO read was issued when the FIFO was empty.

There is separate scan and single compare interrupt flag which signals a compare match with latest sample if the CMPEN in ADCn\_SINGLECTRL/ADCn\_SCANCTRL is enabled.

ADC has two separate PRS outputs, one for single channel and one for scan sequence. A finished conversion results in a one ADC\_CLK cycle pulse, which is output to the Peripheral Reflex System (PRS). Note that the PRS pulse for scan is generated once after every channel conversion in the scan sequence.

### 26.3.12 DMA Request

The ADC has two DMA request lines, SINGLEREQ and SCANREQ, which are set when a single or scan FIFO receives DVL# of samples. The requests are cleared when the corresponding single or scan result register is read and corresponding FIFO count reaches lower than DVL. It also has two additional DMA Single request lines, SINGLESREQ and SCANSREQ, that are set when the corresponding FIFO is not empty.

### 26.3.13 Calibration

The ADC supports offset and gain calibration to correct errors due to process and temperature variations. This must be done individually for each reference used. For each reference, it needs to be repeated for single-ended, negative single-ended (see 26.3.7 Input Selection for details) and differential measurement. The ADC calibration (ADCn\_CAL) register contains register fields for calibrating offset and gain for both single and scan mode. The gain and offset calibration are done in single channel mode, but the resulting calibration values can be used for both single and scan mode.

Gain and offset for various references and modes are calibrated during production and the calibration values for these can be found in the Device Information page. During reset, the gain and offset calibration registers are loaded with the production calibration values for the 1V25 reference. Others can be loaded as needed or the user can perform calibration on the fly using the particular reference and mode to be used and write the result in the ADCn CAL before starting the ADC conversion with them.

### 26.3.13.1 Offset Calibration

Offset calibration must be performed prior to gain calibration. Follow these steps for the offset calibration in single mode:

- 1. Select the desired full scale configuration by setting the REF bit field of the ADCn SINGLECTRL register.
- 2. Set the AT bit field of the ADCn SINGLECTRL register to 16CYCLES.
- 3. Set the POSSEL and NEGSEL of the ADCn\_SINGLECTRL register to VSS, and set the DIFF to 1 for enabling differential input if calibrating for DIFF measurement. During calibration, the ADC samples represent the code coming out of the analog. Thus, since the input voltage is 0, the expected ADC output is 0b100000000000 in differential mode, 0b00000000000 in single-ended mode and 0b11111111111 in negative single-ended mode.
- 4. A binary search is used to find the offset calibration value. Set the CALEN to 1, and OFFSETINVMODE to 1 (if calibrating for negative single-ended conversion) in the ADCn\_CAL register. If user is performing negative single-ended calibration, the SINGLEOFFSETINV provides the offset else SINGLEOFFSET bit provides the offset (for both single-ended and differential offset calibration). Start with 0b0000 (or 0b1111 if doing calibration for differential mode) in SINGLEOFFSET or with 0b1000 in SINGLEOFFSETINV (if calibrating for negative single-ended conversion). Set the SINGLESTART bit in the ADCn\_CMD register to perform a 12-bit conversion and read the ADCn\_SINGLEDATA register. The offset is (ADCn\_SINGLEDATA expected ADC output). Calculate this and write [3:0] of the result into SINGLEOFFSET or SCANOFFSETINV (if doing negative single-ended conversion). The user repeats till ADCn\_SINGLEDATA matches expected ADC output. The ADC has a 8LSB built in negative offset to allow for negative offset correction. So, with default offset value, which corrects for the negative offset, the converted ADCn\_SINGLEDATA would match expected ADC output if there were no offset. To get better noise immunity, the sampling phase can be repeated with Oversampling enabled. The result of the binary search is written to the SINGLEOFFSET (or SINGLEOFFSETINV) field of the ADCn\_CAL register.

#### 26.3.13.2 Gain Calibration

Offset calibration must be performed prior to gain calibration. The Gain Calibration is done in the following manner:

- 1. Select an external ADC channel for single channel conversion (a differential channel can also be used).
- Apply an external voltage on the selected ADC input channel. This voltage should correspond to the top of the ADC input range for the selected reference.
- 3. Set SINGLEGAIN[6:0] to 64 in the ADCn\_CAL and measure gain, repeat gain calibration walking the 1 in SINGLEGAIN[6] to SINGLEGAIN[0] till sampled ADCn\_SINGLEDATA matches expected value. This is done by setting CALEN in ADCn\_CAL set to 1 and performing single channel, reading in the raw ADC code from the ADCn\_SINGLEDATA and comparing it with expected code, i.e. 0b111111111111 for single-ended or differential conversion, and 0b000000000000 for negative single-ended conversion. The target value is ideally the top of the ADC input range, but it is recommended to use a value a couple of LSBs below in order to avoid overshooting. The result of the binary search is written to the SINGLEGAIN field of the ADCn\_CAL register.

For the VDD reference and external reference, there is no hardware gain calibration. Calibration can be done by software after taking a sample.

### 26.3.14 EM2 Deep Sleep or EM3 Stop Operation

The ADC can operate in EM2 Deep Sleep or EM3 Stop mode. For EM2 Deep Sleep or EM3 Stop operation the ADC\_CLK must be selected as AUXHFRCO. The section 26.3.1 Clock Selection describes how to choose AUXHFRCO as the ADC\_CLK. The AUXHFRCO can be kept on for as long as sample conversion is needed or it can be requested by trigger event and after the conversion is done, the AUXHFRCO can be shut down. The second option saves power at the expense of the delay to start the AUXHFRCO oscillator. All the trigger modes are available in EM2 Deep Sleep or EM3 Stop as well.

While in EM2 Deep Sleep or EM3 Stop, the ADC can wake the system to EM0 Active on enabled interrupts. Following interrupts can wake up the system to EM0 Active:

- SINGLE or SCAN interrupt indicating that the corresponding FIFO has reached the DVL watermark.
- · Overflow interrupt (SINGLEOF or SCANOF)
- Underflow interrupt (SINGLEUF or SCANUF), triggered if DMA pops more data than present in the FIFO while the system is asleep
- · Compare interrupt (SINGLECMP or SCANCMP)
- Over voltage interrupt (VREFOV)

The ADC can also work with the DMA so that the system does not have to wake up to consume data. This can happen if the SCAN or SINGLE interrupt is disabled and the SINGLEDMAWU or SCANDMAWU in the ADCn\_CTRL is set. The DMA will be triggered by the ADC when DVL samples become available in the corresponding FIFO. The DMA will then pop all the elements of the corresponding FIFO and put the system back into the low power state. A system-level wake up will occur upon the DMA done interrupt. Note that other enabled ADC interrupts can still wake up the system when operating with the DMA. For example, the user can configure the window compare function to trip when the result reaches a certain threshold while gathering ADC data in EM2 Deep Sleep or EM3 Stop.

The ADC works with the EMU to wake up the system or the DMA. It takes 2 µs from the time the ADC request a wakeup to start of the peripheral clocks. In this ASYNC mode of ADC\_CLK, it takes 6 HFPERCLK cycles to read a single entry from the single or scan FIFO. So, with a 20MHz HFPERCLK, it takes about 4 µs per DMA wakeup to empty a full FIFO (4 entries). This restricts the sampling rate in EM2 Deep Sleep or EM3 Stop in order to avoid FIFO overflows.

The AUXHFRCO power can be reduced by reducing the clock speed, and the user may adjust the ADCBIASPROG field in the ADCn\_BIASPROG register to reduce active power of the ADC during the conversions, thus reducing power even more in EM2 Deep Sleep/EM3 Stop. Refer to the data sheet for relevant power consumption numbers.

If the ADC is not to be used in EM2 Deep Sleep or EM3 Stop, then the user should ensure that the ADC is not busy before going to the low power mode. 26.3.17 ADC Programming Model explains how to ensure the ADC is not busy. If the chip enters EM2 Deep Sleep or EM3 Stop when ADC is busy without using AUXHFRCO, then the ADC clock will stop but the ADC will stay on, resulting in higher supply current. If this occurs, the EM23ERR interrupt flag will be set. Software will see this interrupt flag only when the chip wakes up.

### 26.3.15 ASYNC ADC\_CLK Usage Restrictions and Benefits

When the ADC\_CLK is chosen to come from ASYNCCLK, (ADCCLKMODE is set to ASYNC), the ADC\_CLK and the ADC peripheral clock are considered asynchronous and this adds some restrictions:

- Due to a synchronization delay, accessing the following registers takes extra time (up to additional 7 HFPERCLK cycles):
   ADCn\_SINGLEDATA, ADCn\_SCANDATA, ADCn\_SINGLEDATAP, ADCn\_SCANDATAP, ADCn\_SCANDATAX, ADCn\_SCANDATAXP, ADCn\_SINGLEFIFOCOUNT, ADCn\_SINGLEFIFOCLEAR, ADCn\_SCANFIFOCLEAR.
- The safe time to change the ADCn\_SINGLECTRL, ADCn\_SINGLECTRLX, ADCn\_SCANCTRL, ADCn\_SCANCTRLX, ADCN\_SCANCTRLX, ADCN\_SCANCTRLX, ADCN\_SCANCTRLX, ADC
- When the ADC needs to run in EM2 Deep Sleep or EM3 Stop, only AUXHFRCO can provide the ADC\_CLK to the ADC. Thus the
  user needs to set ASYNC mode of ADCCLKMODE and setup the CMU to provide the AUXHFRCO clock as ASYNCCLK.
- If the ADC needs to run on a particular adc\_clk\_sar frequency to achieve a sample rate and the HFPERCLK is not a proper multiple
  for such clock frequency, a higher frequency system clock, HFRCO, can be chosen to be ADC\_CLK using ASYNC mode. This allows HFPERCLK to be set to an optimum value from a system view point.
- ASYNC mode can also help with digital noise mitigation as this clock is asynchronous (not balanced) with the system clock. Moreover, the user can use the invert option to invert the source of ASYNCCLK helping in noise mitigation further.
- · Whenever ADC is being used in asynchronous mode, then HFPERCLK must be at least 1.5 times higher than the ADC CLK.
- With ASNEEDED setting for ASYNCCLK request, the ADC\_CLK power can be reduced.

### 26.3.16 Window Compare Function

The ADC supports a window compare function on both the latest single and scan outputs. The compare thresholds, ADGT and ADLT, are defined in the ADCn\_CMPTHR register. These are 16-bit values and their format must match the type of conversion (single-ended or differential) the user is trying to compare with. For example, a 12-bit differential conversion is sign extended to 16 bits while a 12-bit single-ended conversion result would get zero padded to 16-bit result before comparing with ADGT and ADLT. If over-sampling is enabled, the conversion result could grow to 16-bits. There is a single set of ADLT and ADGT threshold for both single and scan compare. The user can however enable single or scan compare logic individually by enabling CMPEN in ADCn\_SINGLECTRL or ADCn\_SCANCTRL register.

The user can perform comparison both within or outside of the window defined by the ADGT and ADLT. If the ADLT is greater than ADGT, the ADC compares if the current sample is within the window. Otherwise, the ADC compares if the current sample is outside of the window.

### 26.3.17 ADC Programming Model

The ADC configuration registers are considered static and can only be updated when (1) ADC is in SYNC mode and (2) ADC is idle. ADC is considered busy when it is doing conversions (either the SINGLEACT or SCANACT status flag is high) or when it is warmed up (one of the following status flags is high: WARM, SINGLEREFWARM, SCANREFWARM). The following registers are considered ADC configuration registers: CMU\_ADCCTRL, ADCn\_CTRL, ADCn\_SINGLECTRL, ADCn\_SINGLECTRLX, ADCn\_SCANCTRL, ADCn\_SCANCTRL, ADCn\_SCANCTRLX, ADCn\_SCANINPUTSEL, ADCn\_SCANNEGSEL, ADCn\_IEN, ADCn\_BIASPROG, ADCn\_SCANMASK, ADCn\_CAL and ADCn\_CMPTHR.

From reset, the ADC is in SYNC mode by default. The user can program the configuration registers as needed. If PRS is to be used, PRSEN in ADCn\_SINGLECTRL/ADCn\_SCANCTRL should be set after all other configuration is complete, the ADC is ready to receive triggers. The user must ensure that no LESENSE triggers come in during the time the ADC configuration registers are being updated.

After the ADC has been used to perform conversions, the user must ensure that the ADC is idle before updating the configuration registers. The first step is to ensure that no new triggers (PRS, LESENSE) are being issued. It can take a few cycles from when a trigger is received to when SINGELACT/SCANACT flags go high due to synchronization requirement. If it is unclear when the triggers were issued and if those are under synchronization or not, the user should add a small delay before checking the status flags. If the SINGLE-ACT/SCANACT status flags are high, the corresponding STOP command should be issued and the user should wait until the SINGLE-ACT/SCANACT flags go low. If the ADC was warmed up, then the WARMUPMODE should be changed to NORMAL and then the user should wait on WARM, SINGLEREFWARM and SCANREFWARM flags until those go low. Now the ADC is idle.

If both LESENSE scan and PRS/software scan conversions are taking place, then since there are two scans occurring, the SCAN STOP command needs to be issued twice. The user can check the SCANPENDING status flag. If the flag is set then the user needs to send out 2 SCAN STOP commands. After sending out the first SCAN STOP, the user needs to wait until the SCANPENDING flag goes low. Then the second SCAN STOP command should be issued and the user should wait on the SCANACT status flag to go low.

#### Note:

When switching ADCCLKMODE in the ADCn\_CTRL register, use the appropriate sequence below:

- · SYNC to ASYNC:
  - 1. Disable ADC interrupts
  - 2. Clear the FIFOs
  - 3. Switch the ADCCLKMODE

**Note:** If the ADC is to be used in ASYNC clock mode with WARMUPMODE set to KEEPADCWARM, then both ADCCLKMODE and WARMUPMODE fields in the ADCn\_CTRL register should be set to the desired values in the same register write. This will ensure that the ADC power-on sequence is valid.

- · ASYNC TO SYNC:
  - 1. Disable ADC interrupts
  - 2. Switch the ADCCLKMODE
  - 3. Clear the FIFOs

The FIFOs are cleared by writing 1 to the ADCn\_SCANFIFOCLEAR and ADCn\_SINGLEFIFOCLEAR registers.

When switching from ASYNC to SYNC, ensure that the ASYNC clock is turned off before doing the switch.

# 26.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	ADCn_CTRL	RW	Control Register
0x008	ADCn_CMD	W1	Command Register
0x00C	ADCn_STATUS	R	Status Register
0x010	ADCn_SINGLECTRL	RW	Single Channel Control Register
0x014	ADCn_SINGLECTRLX	RW	Single Channel Control Register Continued
0x018	ADCn_SCANCTRL	RW	Scan Control Register
0x01C	ADCn_SCANCTRLX	RW	Scan Control Register Continued
0x020	ADCn_SCANMASK	RW	Scan Sequence Input Mask Register
0x024	ADCn_SCANINPUTSEL	RW	Input Selection Register for Scan Mode
0x028	ADCn_SCANNEGSEL	RW	Negative Input Select Register for Scan
0x02C	ADCn_CMPTHR	RW	Compare Threshold Register
0x030	ADCn_BIASPROG	RW	Bias Programming Register for Various Analog Blocks Used in ADC Operation
0x034	ADCn_CAL	RW	Calibration Register
0x038	ADCn_IF	R	Interrupt Flag Register
0x03C	ADCn_IFS	W1	Interrupt Flag Set Register
0x040	ADCn_IFC	(R)W1	Interrupt Flag Clear Register
0x044	ADCn_IEN	RW	Interrupt Enable Register
0x048	ADCn_SINGLEDATA	R(a)	Single Conversion Result Data
0x04C	ADCn_SCANDATA	R(a)	Scan Conversion Result Data
0x050	ADCn_SINGLEDATAP	R	Single Conversion Result Data Peek Register
0x054	ADCn_SCANDATAP	R	Scan Sequence Result Data Peek Register
0x068	ADCn_SCANDATAX	R(a)	Scan Sequence Result Data + Data Source Register
0x06C	ADCn_SCANDATAXP	R	Scan Sequence Result Data + Data Source Peek Register
0x07C	ADCn_APORTREQ	R	APORT Request Status Register
0x080	ADCn_APORTCONFLICT	R	APORT Conflict Status Register
0x084	ADCn_SINGLEFIFOCOUNT	R	Single FIFO Count Register
0x088	ADCn_SCANFIFOCOUNT	R	Scan FIFO Count Register
0x08C	ADCn_SINGLEFIFOCLEAR	W1	Single FIFO Clear Register
0x090	ADCn_SCANFIFOCLEAR	W1	Scan FIFO Clear Register
0x094	ADCn_APORTMASTERDIS	RW	APORT Bus Master Disable Register

# 26.5 Register Description

# 26.5.1 ADCn\_CTRL - Control Register

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	- 0	_ >
Reset	0.0	OXO	0	0		0	000						0x1F								0x00				0	0		0	0	0	0x0	
Access	2	≥ Y	₩ M	RW		2	<b>≩</b>						Σ								ΑW				₩ M	RW		RW	₩ M	R	RW	_
Name		CHCONKELWAKINIULE	CHCONMODE	DBGHALT		11300	OVSKSEL						TIMEBASE								PRESC				ADCCLKMODE	ASYNCCLKEN		TAILGATE	SCANDMAWU	SINGLEDMAWU	WARMUPMODE	

Bit	Name	Reset	Access	Description
31:30	CHCONREFWARMI- DLE	0x0	RW	Channel Connect and Reference Warm Sel When ADC is IDLE
	Channel connect and	reference warm	preferenc	е
	Value	Mode		Description
	0	PREFSCAN		Keep scan reference warm and APORT switches for first scan channel closed if WARMUPMODE is not NORMAL
	1	PREFSINGLE		Keep single reference warm and keep APORT switches for single channel closed if WARMUPMODE is not NORMAL
	2	KEEPPREV		Keep last used reference warm and keep APORT switches for corresponding channel closed if WARMUPMODE is not NORMAL
29	CHCONMODE	0	RW	Channel Connect
	Selects Channel Con	nect Mode		
	Value	Mode		Description
	0	MAXSETTLE		Connect APORT switches for the next input as soon as possible. This optimizes settling time.
	1	MAXRESP		Connect APORT switches for the next input at the end of the conversion.
28	DBGHALT	0	RW	Debug Mode Halt Enable
	Selects ADC behavio	r during debug n	node.	
	Value			Description
	0			Continue operation as normal during debug mode.
	1			Complete the current conversion and then halt during debug mode.
27:24	OVSRSEL	0x0	RW	Oversample Rate Select
	Select oversampling r	ate. Oversampli	ing must be	e enabled for this setting to take effect.
	-			

Bit	Name	Reset	Access	Description
	Value	Mode		Description
	0	X2		2 samples for each conversion result
	1	X4		4 samples for each conversion result
	2	X8		8 samples for each conversion result
	3	X16		16 samples for each conversion result
	4	X32		32 samples for each conversion result
	5	X64		64 samples for each conversion result
	6	X128		128 samples for each conversion result
	7	X256		256 samples for each conversion result
	8	X512		512 samples for each conversion result
	9	X1024		1024 samples for each conversion result
	10	X2048		2048 samples for each conversion result
	11	X4096		4096 samples for each conversion result
23	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
22:16	TIMEBASE	0x1F	RW	1us Time Base
22:16		used for the AD		1us Time Base equence based on ADC_CLK. The TIMEBASE field should be set equal to
22:16	Sets the time base	used for the AD		
22:16	Sets the time base produce timing of 1	used for the AD		equence based on ADC_CLK. The TIMEBASE field should be set equal to
	Sets the time base produce timing of 1  Value	used for the AD us or greater.	C warm up s	equence based on ADC_CLK. The TIMEBASE field should be set equal to  Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x
15	Sets the time base produce timing of 1  Value  TIMEBASE	used for the AD us or greater.  To ensure c	C warm up s	equence based on ADC_CLK. The TIMEBASE field should be set equal to  Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.
15	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC	used for the AD us or greater.  To ensure c tions  0x00	C warm up s  ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  With future devices, always write bits to 0. More information in 1.2 Conven-
15	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC	used for the AD us or greater.  To ensure c tions  0x00	C warm up s  ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  With future devices, always write bits to 0. More information in 1.2 Conven-  Prescalar Setting for ADC Sample and Conversion Clock
	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC  Sets the prescale for	used for the AD us or greater.  To ensure c tions  0x00	C warm up s  ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  With future devices, always write bits to 0. More information in 1.2 Conventional Convention of the conv
15 14:8	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC  Sets the prescale favorable value	used for the AD us or greater.  To ensure c tions  0x00	C warm up s  ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  With future devices, always write bits to 0. More information in 1.2 Conventional Conversion Clock (adc_sar_clk) from ADC_CLK.  Description  Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce
15	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC  Sets the prescale factoric description of the pr	To ensure of tions  0x00  actor to generate	Ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  With future devices, always write bits to 0. More information in 1.2 Conventional Conversion Clock (adc_sar_clk) from ADC_CLK.  Description  Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce adc_clk_sar.
15 14:8	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC  Sets the prescale factoric description of the pr	To ensure of tions  0x00  actor to generate	Ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  with future devices, always write bits to 0. More information in 1.2 Conventional Conversion Clock (adc_sar_clk) from ADC_CLK.  Description  Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce adc_clk_sar.  ADC Clock Mode
15 14:8	Sets the time base produce timing of 1  Value  TIMEBASE  Reserved  PRESC  Sets the prescale favorable favorable prescale favorable prescale favorable	used for the AD us or greater.  To ensure contions 0x00 actor to generate 0 source as synch	Ompatibility v	Description  ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.  With future devices, always write bits to 0. More information in 1.2 Conventional Conversion Clock (adc_sar_clk) from ADC_CLK.  Description  Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce adc_clk_sar.  ADC Clock Mode  Synchronous - with respect to the Peripheral Clock (HFPERCLK).

Bit	Name	Reset	Access	Description
6	ASYNCCLKEN	0	RW	Selects ASYNC CLK Enable Mode When ADCCLKMODE=1
	Write a 1 to keep AS	YNC CLK alway	s enabled.	
	Value	Mode		Description
	0	ASNEEDED		ASYNC CLK is enabled only during ADC Conversion.
	1	ALWAYSON		ASYNC CLK is always enabled.
5	Reserved	To ensure cor	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	TAILGATE	0	RW	Conversion Tailgating
	Enable/disable conve	rsion tailgating.	Single cha	nnel conversions wait for a scan sequence to finish before starting.
	Value			Description
	0			Scan sequence has priority, but can be delayed by ongoing single channels.
	1			Scan sequence has priority and single channels will only start immediately after completion of a scan sequence.
3	SCANDMAWU	0	RW	SCANFIFO DMA Wakeup
	Selects whether to wa	akeup the DMA	controller v	when in EM2 and DVL is reached in SCANFIFO
	Value			Description
	0			While in EM2, the DMA controller will not get requests about DVL reached in SCANFIFO
	1			DMA is available in EM2 for processing SCANFIFO DVL request
2	SINGLEDMAWU	0	RW	SINGLEFIFO DMA Wakeup
	Selects whether to wa	akeup the DMA	controller v	when in EM2 and DVL is reached in SINGLEFIFO
	Value			Description
	0			While in EM2, the DMA controller will not get requests about Data Valid Level (DVL) reached in SINGLEFIFO
	1			DMA is available in EM2 for processing SINGLEFIFO DVL request
1:0	WARMUPMODE	0x0	RW	Warm-up Mode
	Select Warm-up Mod	e for ADC		
	Value	Mode		Description
	0	NORMAL		ADC is shut down after each conversion. 5us warmup time is used before each conversion.
	1	KEEPINSTAN	IDBY	ADC is kept in standby mode between conversions. 1us warmup time is used before each conversion.
	2	KEEPINSLOV	WACC	ADC is kept in slow acquisition mode between conversions. 1us warm-up time is used before each conversion.
	3	KEEPADCWA	ARM	ADC is kept on after conversions, allowing for continuous conversion.

# 26.5.2 ADCn\_CMD - Command Register

Offset															Bi	it Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			•		•				•		•		•		•	•	•							•		•	•	•	0	0	0	0
Access																													W1	W1	W	W1
Name																													SCANSTOP	SCANSTART	SINGLESTOP	SINGLESTART

Bit	Name	Reset	Access	Description						
31:4	Reserved	To ensure contions	nsure compatibility with future devices, always write bits to 0. More information in 1.2 C							
3	SCANSTOP	0	W1	Scan Sequence Stop						
	Write a 1 to stop sca	an sequence.								
2	SCANSTART	0	W1	Scan Sequence Start						
	Write a 1 to start sca	an sequence.								
1	SINGLESTOP	0	W1	Single Channel Conversion Stop						
	Write a 1 to stop sin	gle channel conv	ersions.							
0	SINGLESTART	0	W1	Single Channel Conversion Start						
	Write to 1 to start co	nverting in single	channel m	node.						

# 26.5.3 ADCn\_STATUS - Status Register

Offset					Bi	it Po	sitio	on														
0x00C	33 28 29 27 26 26 27	25 24 23 23	20 27 22	6 8	17	16	15	4	13	12	7	10	6	∞	_	9	2	4	က	7	_	0
Reset	0 0 0 0 0	(4 (4 (4 (	.4   (4   (4	14 14					_		7				-		4/	7	(,,			
					0	0				0			0	0						0	0	0
Access					2	2				22	Ω	_	<u>~</u>	<u>ح</u>						2	2	<u>~</u>
Name					SCANDV	SINGLEDV				WARM	PROGERR		SCANREFWARM	SINGLEREFWARM						SCANPENDING	SCANACT	SINGLEACT
Bit	Name	Reset	Acces	s Des	crip	tion																
31:18	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions									7-												
17	SCANDV	0	R	Sca	n Da	ata \	Valid															
	SCANCTRLX_DVL # of scan conversion data results are available in Scan FIFO.																					
16	SINGLEDV	Single Channel Data Valid																				
	SINGLECTRLX_DVL # of single channel conversion results are available in Single FIFO.																					
15:13	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1 tions						1.2	Coi	ıvei	7-											
12	WARM	0	R	ADO	C Wa	arm	ed U	p														
	ADC is warmed up.																					
11:10	PROGERR	0x0	R	Pro	gran	nmi	ng E	rro	r Sta	atus	S											
	Programming Error St	atus																				_
	Mode	Value		Des	cript	ion																_
	BUSCONF	x1		APC	PRT	repo	orted	a E	BUS	Со	nflict											
	NEGSELCONF	1x					RL's urs v															
9	SCANREFWARM	0	R	Sca	n Re	efer	ence	Wa	arm	ed l	Jp											
	Reference selected for	r scan mode i	s warmed	up.																		
8	SINGLEREFWARM	0	R	Sing	gle C	Cha	nnel	Ref	fere	nce	Wa	rme	d U	р								
	Reference selected for	r single chann	el mode is	s warme	d up	).																
7:3	Reserved	To ensure co	ompatibility	y with fu	ture	dev	vices,	, alv	vays	s wr	ite b	its to	0.	Мог	re in	form	natio	n in	1.2	Coi	ıvei	7-
2	SCANPENDING	0	R	Sca	n Co	onv	ersic	n P	enc	gnib	I											
	Indicates that either a PENDIF and SCANE									oftw	are t	rigg	ere	d sc	an h	nas (	gone	pe	ndin	ıg. S	CA	N-
1	SCANACT	0	R	Sca	n Co	onv	ersic	n A	ctiv	/e												
	Scan sequence is acti	ive or has pen	ding conve	ersions.																		

Bit	Name	Reset	Access Description							
0	SINGLEACT	0	R	Single Channel Conversion Active						
	Single channel conversion is active or has pending conversions.									

## 26.5.4 ADCn\_SINGLECTRL - Single Channel Control Register

Offset																Bit	Pos	sitio	า														
0x010	31	90	29	28	27	26	25	24	23	22	2	; 2	2 5	<u>5</u>	<u>,</u>	1,	9	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	Ī
Reset	0		0			Ç	000	•					0XFF	'	0×FF								0x0				5	) X	0	0			
Access	Z.		₩ M			 [	<u></u>						S S													2	≥ Y	₩ M	\ \ \ \ \ \				
Name	CMPEN		PRSEN			ŀ	ΑΤ						NEGSEL								POSSE						REF		O L L	N H N	ADJ	DIFF	
Bit	Na	me					Re	set			A	cce	ss	De	escr	ript	ion																
31	CN	1PEI	V				0				R	W		Co	omp	ar	e Lo	gic I	Ena	able	for	Sir	ngle	Ch	ann	el							
	En	able	/disa	able	Со	mpa	are l	_ogi	С																								
	Val	ue												De	escr	ipti	on																_
	0										Disable Compare Logic.																						
1						Er	able	e C	Comp	are	Log	gic.																					
30	Re	serv	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions									nve	n																				
29	PR	SEN	1				0				R	W		Single Channel PRS Trigger Enable																			
	En	able	d/di	sabl	e P	RS 1	trigg	er o	of sir	igle	ch	anne	el.																				
	Val	ue												Description																			
	0													Single channel is not triggered by PRS input.																			
	1													Single channel is triggered by PRS input selected by PRSSEL.																			
28	Re	serv	red				To tio		ure	cor	пра	tibili	ity v	vith	futu	re	devid	ces,	alw	/ays	writ	e b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	? Co	nve	n·
27:24	AT						0x	0			R	W		Si	ngle	e C	han	nel /	١cc	quis	itioı	ı Ti	ime										
	Se	lect	the	acqı	Jisit	tion 1	time	for	sing	jle d	cha	nnel																					
	Value						Mc	de						Description																			
	0 1CYCLE							F	1 conversion						sion	on clock cycle acquisition time for single channel																	
	0						1C	TCL							2 conversion clock cycles acquisition time for single channel																		
	0								_ES							ver	sion	cloc	K C	ycle	s ac	qui	sitio	n tir	ne f	or si							

4 conversion clock cycles acquisition time for single channel

8 conversion clock cycles acquisition time for single channel

16 conversion clock cycles acquisition time for single channel

32 conversion clock cycles acquisition time for single channel

64 conversion clock cycles acquisition time for single channel

128 conversion clock cycles acquisition time for single channel

256 conversion clock cycles acquisition time for single channel

**4CYCLES** 

8CYCLES

16CYCLES

32CYCLES

64CYCLES

128CYCLES

256CYCLES

3

4

5

6

7

8

9

Bit	Name	Reset	Access	Description
23:16	NEGSEL	0xFF	RW	Single Channel Negative Input Selection

Selects the negative input to the ADC for Single Channel Differential mode (in case of singled ended mode, the negative input is grounded). The user can choose any of the 32 channels of any of the 5 BUSes but must ensure that POSSEL and NEGSEL are chosen from different resources (X or Y) BUS. In case of an invalid configuration, the ADC will perform a single-ended sampling and issue a BUSCONFLICT IRQ.

Mode	Value		Description
APORT0XCH0	0		Select APORT0XCH0
APORT0XCH1	1		Select APORT0XCH1
APORT0XCH15	15		Select APORT0XCH15
APORT0YCH0	16		Select APORT0YCH0
APORT0YCH1	17		Select APORT0YCH1
APORT0YCH15	31		Select APORT0YCH15
APORT1XCH0	32		Select APORT1XCH0
APORT1YCH1	33		Select APORT1YCH1
APORT1YCH31	63		Select APORT1YCH31
APORT2YCH0	64		Select APORT2YCH0
APORT2XCH1	65		Select APORT2XCH1
APORT2XCH31	95		Select APORT2XCH31
APORT3XCH0	96		Select APORT3XCH0
APORT3YCH1	97		Select APORT3YCH1
APORT3YCH31	127		Select APORT3YCH31
APORT4YCH0	128		Select APORT4YCH0
APORT4XCH1	129		Select APORT4XCH1
APORT4XCH31	159		Select APORT4XCH31
TESTN	245		Reserved for future expansion
VSS	255		VSS
POSSEL	0xFF	RW	Single Channel Positive Input Selection

Selects the positive input to the ADC for single channel operation. Software can choose any of the 32 channels of any BUS as positive input. In DIFF mode POSSEL and NEGSEL need to be chosen from different resources (X or Y). If an X BUS is connected to POSSEL, only a Y BUS can connect to NEGSEL, and vice-versa. The user can also select some internal nodes as positive input for single-ended sampling. These internal nodes cannot be sampled differentially.

Mode	Value	Description
APORT0XCH0	0	Select APORT0XCH0
APORT0XCH1	1	Select APORT0XCH1

15:8

Name	Reset	Access	Description
APORT0XCH15	15		Select APORT0XCH15
APORT0YCH0	16		Select APORT0YCH0
APORT0YCH1	17		Select APORT0YCH1
APORT0YCH15	31		Select APORT0YCH15
APORT1XCH0	32		Select APORT1XCH0
APORT1YCH1	33		Select APORT1YCH1
APORT1YCH31	63		Select APORT1YCH31
APORT2YCH0	64		Select APORT2YCH0
APORT2XCH1	65		Select APORT2XCH1
APORT2XCH31	95		Select APORT2XCH31
APORT3XCH0	96		Select APORT3XCH0
APORT3YCH1	97		Select APORT3YCH1
APORT3YCH31	127		Select APORT3YCH31
APORT4YCH0	128		Select APORT4YCH0
APORT4XCH1	129		Select APORT4XCH1
APORT4XCH31	159		Select APORT4XCH31
AVDD	224		Select AVDD
BUVDD	225		Select BUVDD
DVDD	226		Select DVDD
PAVDD	227		Reserved for future use
DECOUPLE	228		Select DECOUPLE
IOVDD	229		Select IOVDD
IOVDD1	230		Select IOVDD1. Not Applicable if no IOVDD1 is available.
VSP	231		Reserved for future expansion
OPA2	242		OPA2 output. Not Applicable if no OPA is available.
TEMP	243		Temperature sensor
DAC0OUT0	244		DAC0 output 0. Not Applicable if no DAC is available.
R5VOUT	245		5V sub-system ADC mux output. Not Applicable if no 5V sub-system available.
SP1	246		Reserved for future expansion
SP2	247		Reserved for future expansion
DAC0OUT1	248		DAC0 output 1. Not Applicable if no DAC is available.

Bit	Name	Reset	Access	Description
	SUBLSB	249		SUBLSB measurement enabled.
	OPA3	250		OPA3 output. Not Applicable if no OPA is available.
	VSS	255		VSS
7:5	REF	0x0	RW	Single Channel Reference Selection
	Select reference to	ADC single chann	el mode.	
	Value	Mode		Description
	0	1V25		VFS = 1.25V with internal VBGR reference
	1	2V5		VFS = 2.5V with internal VBGR reference
	2	VDD		VFS = AVDD with AVDD as reference source
	3	5V		VFS = 5V with internal VBGR reference
	4	EXTSINGLE		Single ended external reference
	5	2XEXTDIFF		Differential external reference, 2x
	6	2XVDD		VFS = 2xAVDD with AVDD as the reference source
	7	CONF		Use SINGLECTRLX to configure reference
4:3	RES	0x0	RW	Single Channel Resolution Select
	Select single chann	el conversion reso	olution.	
	Value	Mode		Description
	0	12BIT		12-bit resolution.
	1	8BIT		8-bit resolution.
	2	6BIT		6-bit resolution.
	3	OVS		Oversampling enabled. Oversampling rate is set in OVSRSEL.
2	ADJ	0	RW	Single Channel Result Adjustment
	Select single chann	el result adjustme	nt.	
	Value	Mode		Description
	0	RIGHT		Results are right adjusted.
	1	LEFT		Results are left adjusted.
1	DIFF	0	RW	Single Channel Differential Mode
	Select single ended	l or differential inpu	ut.	
	Value			Description
	0			Single ended input.
	1			Differential input.
0	REP	0	RW	Single Channel Repetitive Mode
	Enable/disable repe	etitive single chanr	nel convers	sions.
	Value			Description

Bit	Name	Reset	Access	Description
	0			ADC will perform one conversion per trigger in single channel mode.
	1			ADC will repeat conversions in single channel mode continuously until SINGLESTOP is written.

### 26.5.5 ADCn\_SINGLECTRLX - Single Channel Control Register Continued

Offset								Bit P	ositi	ion					
0x014	30 29	28	26 25 24	23	7	20	1 9	7 1	15	4	13	10 8	7       6       4	က	0 7 0
Reset	0x0	0	00×0			()	OXO	0		0	0x0	0x0	0x0	0	0×0
Access	RW	N N	RW			/\\\	<u>}</u>	Z.		₹ §	A N	RW	RW	\ N	AM W
Name	REPDELAY	CONVSTARTDELAYEN				1100000	FKSSEL	PRSMODE		FIFOOFACT	DVL	VINATT	VREFATT	VREFATTFIX	VREFSEL

	REPI	CO		PRS:	VINA	VREI	VREI
Bit	Name	Reset	Access	Description			
31:29	REPDELAY	0x0	RW	REPDELAY Select for	r SINGLE REP Mode	<b>)</b>	
	Delay value between	two repeated co	nversions.				
	Value	Mode		Description			
	0	NODELAY		No delay			
	1	4CYCLES		4 conversion clock cycl	cles		
	2	8CYCLES		8 conversion clock cycl	cles		
	3	16CYCLES		16 conversion clock cy	/cles		
	4	32CYCLES		32 conversion clock cy	/cles		
	5	64CYCLES		64 conversion clock cy	/cles		
	6	128CYCLES		128 conversion clock c	cycles		
	7	256CYCLES		256 conversion clock c	cycles		
28	Reserved	To ensure com tions	npatibility v	ith future devices, alway	ys write bits to 0. Mor	re information i	n 1.2 Conven-
27	Reserved  CONVSTARTDELAY- EN	tions	RW	ith future devices, alway		re information i	n 1.2 Conven-
	CONVSTARTDELAY-	tions 0	RW			re information i	n 1.2 Conven-
	CONVSTARTDELAY- EN	tions 0	RW			re information i	n 1.2 Conven-
	CONVSTARTDELAY- EN Delay value for next c	tions 0	RW	Enable Delaying Next	t Conversion Start	re information i	n 1.2 Conven-
	CONVSTARTDELAY-EN Delay value for next converted Value	tions 0	RW	Enable Delaying Next  Description	t Conversion Start s disabled.	re information i	n 1.2 Conven-
	CONVSTARTDELAY-EN Delay value for next converted value	tions 0	RW	Enable Delaying Next  Description  CONVSTARTDELAY is	t Conversion Start s disabled. s enabled.		
27	CONVSTARTDELAY-EN  Delay value for next convalue  O  1  CONVSTARTDELAY	onversion start e	RW event.	Description  CONVSTARTDELAY is  Delay Value for Next (	t Conversion Start s disabled. s enabled. Conversion Start If		
27	CONVSTARTDELAY-EN  Delay value for next convalue  O  1  CONVSTARTDELAY	onversion start e	RW event.	Description  CONVSTARTDELAY is  CONVSTARTDELAY is  Delay Value for Next (Set	t Conversion Start s disabled. s enabled. Conversion Start If		

Bit	Name	Reset Acc	ess Description
21	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
20:17	PRSSEL	0x0 RW	Single Channel PRS Trigger Select
	Select PRS trigge	r for single channel.	
	Value	Mode	Description
	0	PRSCH0	PRS ch 0 triggers single channel
	1	PRSCH1	PRS ch 1 triggers single channel
	2	PRSCH2	PRS ch 2 triggers single channel
	3	PRSCH3	PRS ch 3 triggers single channel
	4	PRSCH4	PRS ch 4 triggers single channel
	5	PRSCH5	PRS ch 5 triggers single channel
	6	PRSCH6	PRS ch 6 triggers single channel
	7	PRSCH7	PRS ch 7 triggers single channel
	8	PRSCH8	PRS ch 8 triggers single channel
	9	PRSCH9	PRS ch 9 triggers single channel
	10	PRSCH10	PRS ch 10 triggers single channel
	11	PRSCH11	PRS ch 11 triggers single channel
16	PRSMODE	0 RW	Single Channel PRS Trigger Mode
	PRS trigger mode	of single channel.	
	Value	Mode	Description
	0	PULSED	Single channel trigger is considered a regular asynchronous pulse that starts ADC warm-up, then acquisition/conversion sequence. The ADC_CLK controls the warmup-time.
	1	TIMED	Single channel trigger should be a pulse long enough to provide the required warm-up time for the selected ADC warmup mode. The negative edge requests sample acquisition. DELAY can be used to delay the warm-up request if the pulse is too long.
15	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
14	FIFOOFACT	0 RW	Single Channel FIFO Overflow Action
	Select how FIFO I	behaves when full	
	Value	Mode	Description
	0	DISCARD	FIFO stops accepting new data if full, triggers SINGLEOF IRQ.
	1	OVERWRITE	FIFO overwrites old data when full, triggers SINGLEOF IRQ.
13:12	DVL	0x0 RW	Single Channel DV Level Select
		nnel Data Valid level. SING ire available in the Single	GLE IRQ is set when (DVL+1) number of single channels have been converted

Bit	Name	Reset A	Access	Description
11:8	VINATT	0x0 F	₹W	Code for VIN Attenuation Factor
	Used to set the VII	N attenuation factor.		
7:4	VREFATT	0x0 F	₹W	Code for VREF Attenuation Factor When VREFSEL is 1, 2 or 5
	Used to set VREF	attenuation factor.		
3	VREFATTFIX	0 F	₹W	Enable Fixed Scaling on VREF
	Enables fixed scal	ing on VREF		
	Value			Description
	0			VREFATT setting is used to scale VREF when VREFSEL is 1, 2 or 5.
	1			A fixed VREF attenuation is used to cover a large reference source range. When VREFATT = 0, the scaling factor is 1/4. For non-zero values of VREFATT, the scaling factor is 1/3.
2:0	VREFSEL	0x0 F	₹W	Single Channel Reference Selection
	Select reference V	REF to ADC single cl	hannel m	node.
	Value	Mode		Description
	0	VBGR		Internal 0.83V Bandgap reference
	1	VDDXWATT		Scaled AVDD: AVDD*(the VREF attenuation factor)
	2	VREFPWATT		Scaled singled ended external Vref: ADCn_EXTP*(the VREF attenuation factor)
	3	VREFP		Raw single ended external Vref: ADCn_EXTP
	4	VENTROPY		Special mode used to generate ENTROPY.
	5	VREFPNWATT		Scaled differential external Vref from : (ADCn_EXTP-ADCn_EXTN)*(the VREF attenuation factor)
	6	VREFPN		Raw differential external Vref from : (ADCn_EXTP-ADCn_EXTN)

### 26.5.6 ADCn\_SCANCTRL - Scan Control Register

Offset															Bi	t Po	siti	on														
0x018	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	8	7	9	5	4	3	2	_	0
Reset	0		0			2	e X							•	•		•		•		•	•				0X0		0	2	0	0	0
Access	₩ M		₩ M			2	<u>}</u>																			₩		Δ	<u>}</u>	₩ M	Z.	RW
Name	CMPEN		PRSEN			F.	Ī																			REF		O II	2	ADJ	DIFF	REP

					REF	RES	AD	
Bit	Name	Reset	Access	Description				
31	CMPEN	0	RW	Compare Logic Enable for Scan				
	Enable/disable (	Compare Logic						
	Value			Description				
	0			Disable Compare Logic.				
	1			Enable Compare Logic.				
30	Reserved	To ensure c	ompatibility v	vith future devices, always write bits to 0. Mor	e informatio	n in 1.2	? Cor	iven-
29	PRSEN	0	RW	Scan Sequence PRS Trigger Enable				
	Enabled/disable	PRS trigger of sca	n sequence.					
	Value			Description				
	0			Scan sequence is not triggered by PRS input	ut			
	1			Scan sequence is triggered by PRS input se	elected by P	RSSEL	-	
28	Reserved	To ensure c	ompatibility v	vith future devices, always write bits to 0. Mor	e informatio	on in 1.2	? Cor	nven-
28 27:24	Reserved AT		ompatibility v	vith future devices, always write bits to 0. Mor	e informatio	on in 1.2	? Cor	iven-
	AT	tions	RW		e informatio	on in 1.2	? Cor	nven-
	AT	0x0	RW		e informatio	on in 1.2	? Cor	nven-
	AT Select the acqui	tions 0x0 sition time for scan	RW	Scan Acquisition Time		on in 1.2	? Cor	nven-
	AT Select the acquire Value	0x0 sition time for scan Mode	RW	Scan Acquisition Time  Description	scan	n in 1.2	? Cor	nven-
	AT Select the acquire Value 0	ox0 sition time for scan  Mode  1CYCLE	RW	Scan Acquisition Time  Description  1 conversion clock cycle acquisition time for	scan or scan	on in 1.2	? Cor	nven-
	AT Select the acquire Value 0 1	tions 0x0 sition time for scan Mode 1CYCLE 2CYCLES	RW	Scan Acquisition Time  Description  1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for	scan or scan or scan	on in 1.2	? Con	nven-
	AT Select the acquire Value 0 1	mode  1CYCLE  2CYCLES  3CYCLES	RW	Scan Acquisition Time  Description  1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for	scan or scan or scan or scan	on in 1.2	? Con	nven-
	AT Select the acquise Value 0 1 2 3	mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES	RW	Scan Acquisition Time  Description  1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for	scan or scan or scan or scan or scan	on in 1.2	? Con	nven-
	AT Select the acquire  Value  0 1 2 3 4	tions 0x0 sition time for scan. Mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES 4CYCLES 16CYCLES 32CYCLES	RW	Description  1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 12 conversion clock cycles acquisition time for 13 conversion clock cycles acquisition time for 15 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 17 conversion clock cycles acquisition time for 18 conversion clock cyc	r scan or scan or scan or scan or scan for scan for scan	n in 1.2	? Con	nven-
	AT Select the acquire  Value  0 1 2 3 4 5	tions 0x0 sition time for scan  Mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES 4CYCLES 16CYCLES 32CYCLES 64CYCLES	RW	Scan Acquisition Time  Description  1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 17 conversion clock cycles acquisition time for 18 conversion clock cycles acquisition time for	r scan or scan or scan or scan or scan for scan for scan for scan	on in 1.2	? Con	nven-
	AT Select the acquire  Value  0 1 2 3 4 5 6	tions 0x0 sition time for scan. Mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES 4CYCLES 16CYCLES 32CYCLES	RW	Description  1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 12 conversion clock cycles acquisition time for 13 conversion clock cycles acquisition time for 15 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 17 conversion clock cycles acquisition time for 18 conversion clock cyc	r scan or scan or scan or scan for scan for scan for scan for scan for scan	on in 1.2	? Con	nven-

Bit	Name	Reset	Access	Description
23:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:5	REF	0x0	RW	Scan Sequence Reference Selection
	Select reference	to ADC scan seque	ence.	
	Value	Mode	-	Description
	0	1V25		VFS = 1.25V with internal VBGR reference
	1	2V5		VFS = 2.5V with internal VBGR reference
	2	VDD		VFS = AVDD with AVDD as reference source
	3	5V		VFS = 5V with internal VBGR reference
	4	EXTSINGLE		Single ended external reference
	5	2XEXTDIFF		Differential external reference, 2x
	6	2XVDD		VFS=2xAVDD with AVDD as the reference source
	7	CONF		Use SCANCTRLX to configure reference
4:3	RES	0x0	RW	Scan Sequence Resolution Select
	Select scan sequ	uence conversion re	solution.	
	Value	Mode		Description
	0	12BIT		12-bit resolution
	1	8BIT		8-bit resolution
	2	6BIT		6-bit resolution
	3	OVS		Oversampling enabled. Oversampling rate is set in OVSRSEL
2	ADJ	0	RW	Scan Sequence Result Adjustment
	Select scan seq	uence result adjustn	nent.	
	Value	Mode		Description
	0	RIGHT		Results are right adjusted
	1	LEFT		Results are left adjusted
1	DIFF	0	RW	Scan Sequence Differential Mode
	Select single en	ded or differential in	put.	
	Value			Description
	0			Single ended input
	1			Differential input
0	REP	0	RW	Scan Sequence Repetitive Mode
		epetitive scan seque		
	Value			Description
	0			Scan conversion mode is deactivated after one sequence.

Bit	Name	Reset	Access	Description
	1			Scan conversion mode repeats continuously until SCANSTOP is written.

### 26.5.7 ADCn\_SCANCTRLX - Scan Control Register Continued

Offset												Bit	t Po	siti	on														
0x01C	30 29	28	27	26	25 25	23	22	21	20	0,	2	17	16	15	4	13	12	7	9	6	∞	7	9	5	4	3	2	_	0
Reset	0×0		0		0x00					0x0			0		0	OxO	2		2	3			(	OX O		0		0x0	
Access	A W		Z M		R					Z N			X ≪		Z.	8	2		2	2			i	 ≩ Ƴ		₩ W		Z.	
Name	REPDELAY		CONVSTARTDELAYEN		CONVSTARTDELAY					PRSSEL			PRSMODE		FIFOOFACT	IXC	,		THAMA				 	VKEFALI		VREFATTFIX		VREFSEL	

	REPL	CON		PRSS PRSS PRSS VINA VINA VINA VINA VINA VINA VINA VINA
Bit	Name	Reset	Access	Description
31:29	REPDELAY	0x0	RW	REPDELAY Select for SCAN REP Mode
	Delay value between t	two repeated co	nversions.	
	Value	Mode		Description
	0	NODELAY		No delay
	1	4CYCLES		4 conversion clock cycles
	2	8CYCLES		8 conversion clock cycles
	3	16CYCLES		16 conversion clock cycles
	4	32CYCLES		32 conversion clock cycles
	5	64CYCLES		64 conversion clock cycles
	6	128CYCLES		128 conversion clock cycles
	7	256CYCLES		256 conversion clock cycles
28	Reserved	To ensure com	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
27	CONVSTARTDELAY- EN	0	RW	Enable Delaying Next Conversion Start
	Delay value for next co	onversion start e	event.	
	Value			Description
	0			CONVSTARTDELAY is disabled
	1			CONVSTARTDELAY is enabled.
26:22	CONVSTARTDELAY	0x00	RW	Delay Next Conversion Start If CONVSTARTDELAYEN is Set
	Delay value for next co	onversion start e	event in 1u	s ticks (based on TIMEBASE)
	Value	Description		
	DELAY	Delay the nex sion start by (Dus		-

Bit	Name	Reset Acces	ss Description
21	Reserved	To ensure compatibilitions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
20:17	PRSSEL	0x0 RW	Scan Sequence PRS Trigger Select
	Select PRS trigge	er for scan sequence.	
	Value	Mode	Description
	0	PRSCH0	PRS ch 0 triggers scan sequence
	1	PRSCH1	PRS ch 1 triggers scan sequence
	2	PRSCH2	PRS ch 2 triggers scan sequence
	3	PRSCH3	PRS ch 3 triggers scan sequence
	4	PRSCH4	PRS ch 4 triggers scan sequence
	5	PRSCH5	PRS ch 5 triggers scan sequence
	6	PRSCH6	PRS ch 6 triggers scan sequence
	7	PRSCH7	PRS ch 7 triggers scan sequence
	8	PRSCH8	PRS ch 8 triggers scan sequence
	9	PRSCH9	PRS ch 9 triggers scan sequence
	10	PRSCH10	PRS ch 10 triggers scan sequence
	11	PRSCH11	PRS ch 11 triggers scan sequence
16	PRSMODE	0 RW	Scan PRS Trigger Mode
	PRS trigger mode		
	Value	Mode	Description
	0	PULSED	Scan trigger is considered a regular async pulse that starts ADC warm- up, then acquisition/conversion sequence. The ADC_CLK controls the warmup-time.
	1	TIMED	Scan trigger should be a pulse long enough to provide the required warm-up time for the selected ADC warmup mode. The negative edge requests sample acquisition. DELAY can be used to delay the warm-up request if the pulse is too long.
15	Reserved	To ensure compatibilit	ty with future devices, always write bits to 0. More information in 1.2 Conven-
14	FIFOOFACT	0 RW	Scan FIFO Overflow Action
	Select how FIFO	behaves when full	
	Value	Mode	Description
	0	DISCARD	FIFO stops accepting new data if full, triggers SCANOF IRQ.
	1	OVERWRITE	FIFO overwrites old data when full, triggers SCANOF IRQ.
13:12	DVL	0x0 RW	Scan DV Level Select
		Valid level. SCAN IRQ is set ole in the SCAN FIFO.	et when (DVL+1) number of scan channels have been converted and their

Bit	Name	Reset A	Access	Description
11:8	VINATT	0x0 R	RW	Code for VIN Attenuation Factor
	Used to set the V	IN attenuation factor.		
7:4	VREFATT	0x0 R	RW	Code for VREF Attenuation Factor When VREFSEL is 1, 2 or 5
	Used to set VREF	attenuation factor.		
3	VREFATTFIX	0 R	RW	Enable Fixed Scaling on VREF
	Enables fixed sca	ling on VREF		
	Value			Description
	0			VREFATT setting is used to scale VREF when VREFSEL is 1, 2 or 5.
	1			A fixed VREF attenuation is used to cover a large reference source range. When VREFATT = 0, the scaling factor is 1/4. For non-zero values of VREFATT, the scaling factor is 1/3.
2:0	VREFSEL	0x0 R	RW	Scan Channel Reference Selection
	Select reference	VREF to ADC scan cha	annel mo	ode.
	Select reference Value	VREF to ADC scan cha	annel mo	Description
			annel mo	
	Value	Mode	annel mo	Description
	Value 0	Mode VBGR	annel mo	Description Internal 0.83V Bandgap reference
	Value 0 1	Mode VBGR VDDXWATT	annel mo	Description Internal 0.83V Bandgap reference Scaled AVDD: AVDD*(the VREF attenuation factor) Scaled singled ended external Vref: ADCn_EXTP*(the VREF attenua-
	Value 0 1 2	Mode  VBGR  VDDXWATT  VREFPWATT	annel mo	Description Internal 0.83V Bandgap reference Scaled AVDD: AVDD*(the VREF attenuation factor) Scaled singled ended external Vref: ADCn_EXTP*(the VREF attenuation factor)
	Value 0 1 2	Mode  VBGR  VDDXWATT  VREFPWATT  VREFP	annel mo	Description  Internal 0.83V Bandgap reference  Scaled AVDD: AVDD*(the VREF attenuation factor)  Scaled singled ended external Vref: ADCn_EXTP*(the VREF attenuation factor)  Raw single ended external Vref: ADCn_EXTP  Scaled differential external Vref from: (ADCn_EXTP-

#### 26.5.8 ADCn\_SCANMASK - Scan Sequence Input Mask Register

Offset															Bit	t Posi	tion	1													
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 2	<u> </u>	2 2	1	10	6	8	7	9	5	4	က	2	_	0
Reset		00000000×0																													
Access																															
Name																SCANINPUTEN															
Dif	No	mo					Da	oot			Λ	0000			- vivo	tion															

Bit Name Reset Access Description

31:0 SCANINPUTEN 0x00000000 RW Scan Sequence Input Mask

Set one or more bits in this mask to select which inputs are included in scan sequence in either single ended or differential mode. This works with SCANINPUTSEL register. The SCANINPUTSEL chooses 32 possible channels for single-ended or 32 pairs of possible channels for differential scanning from BUSes. These chosen channels are referred as ADCn\_INPUTx in the description. Four even inputs from first group of 8 ADCn\_INPUTx and four odd inputs from second group of 8 ADCn\_INPUTx have programmable NEGSEL, defined in SCANNEGSEL register. If the SCANMASK is set to 0 and scan conversion is triggered, ADC will do a conversion with garbage results since no inputs were enabled for conversion.

Mode	Value	Description
DIFF = 0		
INPUT0	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT0 included in mask
NPUT1	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT1 included in mask
NPUT2	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT2 included in mask
INPUT3	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT3 included in mask
INPUT4	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT4 included in mask
INPUT5	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT5 included in mask
INPUT6	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT6 included in mask
NPUT7	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT7 included in mask
INPUT31	1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT31 included in mask
DIFF = 1		
INPUT0INPUT0NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT0 Negative input: chosen by IN- PUT0NEGSEL) included in mask

Name	Reset Access	Description
INPUT1INPUT2	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT1 Negative input: ADCn_INPUT2) included in mask
INPUT2INPUT2NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT2 Negative input: chosen by IN-PUT2NEGSEL) included in mask
INPUT3INPUT4	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT3 Negative input: ADCn_INPUT4) included in mask
INPUT4INPUT4NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT4 Negative input: chosen by IN-PUT4NEGSEL) included in mask
INPUT5INPUT6	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT5 Negative input: ADCn_INPUT6) included in mask
INPUT6INPUT6NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT6 Negative input: chosen by IN-PUT6NEGSEL) included in mask
INPUT7INPUT0	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT7 Negative input: ADCn_INPUT8) included in mask
INPUT8INPUT9	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT8 Negative input: ADCn_INPUT9) included in mask
INPUT9INPUT9NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT9 Negative input: chosen by IN-PUT9NEGSEL) included in mask
INPUT10INPUT11	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT10 Negative input: ADCn_INPUT11) included in mask
INPUT11IN- PUT11NEGSEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT11 Negative input: chosen by IN-PUT11NEGSEL) included in mask
INPUT12INPUT13	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT12 Negative input: ADCn_INPUT13) included in mask
INPUT13IN- PUT13NEGSEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT13 Negative input: chosen by IN-PUT13NEGSEL) included in mask
INPUT14INPUT15	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT14 Negative input: ADCn_INPUT15) included in mask
INPUT15IN- PUT15NEGSEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT15 Negative input: chosen by IN-PUT15NEGSEL) included in mask
INPUT16INPUT17	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT16 Negative input: ADCn_INPUT17) included in mask
INPUT28INPUT29	xxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT28 Negative input: ADCn_INPUT29) included in mask
INPUT29INPUT30	xx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT29 Negative input: ADCn_INPUT30) included in mask
INPUT30INPUT31	x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT30 Negative input: ADCn_INPUT31) included in mask
INPUT31INPUT24	1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT31 Negative input: ADCn_INPUT24) included in mask

#### 26.5.9 ADCn\_SCANINPUTSEL - Input Selection Register for Scan Mode

Offset													Ві	it Po	siti	on																	
0x024	30 31	2	28	56	25	24	23	22	71	20	19	18	17	16	15	4	13	12	1 =		20	၈	ω	7	9	2	4	-	က		7	_	
Reset				00×0								00×0									 00X0									Ş	Onxo		
<b>A</b>																																	
Access				- R								- R								í	<b>≩</b>									ć	≩ Ƴ		
Name				INPUT24TO31SEL								INPUT16TO23SEL								1	INPUI8I015SEL										INPUIDIO/SEL		
Bit	Name				Re	set			Ac	ces	s	Des	crip	tion																			
31:29	Reserved	d			To tio		ure (	com	pati	bilit	y w	ith fu	ıture	dev	vices	s, al	way	'S И	rite	bit	s to	0.	Мо	re ir	nfor	mat	on .	in	1.2	2 C	Cor	ıve	n-
28:24	INPUT24	4TC	D31SE	L	0x(	00			RW	V		Inpi SC				for	AD	Cn	_INF	PU'	T24	I-A	DCı	n_IN	IPU	T31	as	R	ef	err	ed	l in	
	Mode				Va	lue						Des	cript	tion																			—
	APORT0	CF	H0TO7	'	0							Sele	ect A	PO	RT0	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	n_II	ΝP	U	Γ3	1		_
	APORT0	CH	H8TO1	5	1							Sele	ect A	PO	RT0	's C	H8-	СН	15 a	ıs /	AD(	Cn_	INI	PUT	24-	ADO	Cn_	IN	Pι	JT:	31		
	APORT1	CH	НОТО7		4							Sele	ect A	PO	RT1	's C	H0-	СН	7 as	s A	DC	n_l	NP	UT2	4-A	DC	1 <u></u> _I	NΡ	U	Γ3	1		
	APORT1	CH	H8TO1	5	5							Sele	ect A	PO	RT1	's C	H8-	СН	15 a	is i	ADO	Cn_	_INF	PUT	24-	ADO	Cn_	INI	Pι	JT:	31		
	APORT1	CH	H16TO	23	6							Sele	ect A	PO	RT1	's C	H16	6-C	H23	as	ΑĽ	OCr	n_IN	ΝPU	T24	-AE	Cn	_11	NΡ	·U	Г3	1	
	APORT1	CH	H24TO	31	7							Sele	ect A	PO	RT1	's C	H24	I-C	H31	as	ΑĽ	OCr	n_IN	ΙPU	T24	-AE	Cn	_11	NΡ	·U	Г3	1	
	APORT2	2CF	НОТО7	•	8							Sele	ect A	PO	RT2	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	1l_r	NΡ	U	Γ3	1		
	APORT3	BCF	НОТО7	•	12							Sele	ect A	PO	RT3	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	1l_r	NΡ	U	Γ3	1		
	•••																																
	APORT4	CH	НОТО7	'	16							Sele	ect A	PO	RT4	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	1 <u> </u>	NΡ	U	Γ3	1		
23:21	Reserved	d			To tio		ure (	com	pati	bilit	y w	ith fu	ıture	dev	vices	s, al	way	'S И	rite	bit	s to	0.	Мо	re ir	nfor	mat	on	in	1.2	2 C	Cor	ıve	n-
20:16	INPUT16	этс	D23SE	L	0x(	00			RW	V		Inpi SC				for	AD	Cn	_INF	PU	T16	6-A	DCı	n_IN	IPU	T23	as	R	ef	err	ed	l in	
	Mode				Va	lue						Des	cript	tion																			—
	APORT0	CH	H0TO7	,	0							Sele			RT0	's C	H0-	СН	7 as	s A	DC	n_l	NP	UT1	6-A	DC	 1I	ΝP	U	Γ2:	3		—
	APORT0	)CF	18TO1	5	1							Sele	ect A	PO	RT0	's C	H8-	СН	15 a	as ,	AD(	Cn	INF	PUT	16-	ADO	Cn_	INI	Pι	JT2	23		

APORT1CH0T07

4

Select APORT1's CH0-CH7 as ADCn\_INPUT16-ADCn\_INPUT23

Bit	Name	Reset	Access	Description
	APORT1CH8TO15	5		Select APORT1's CH8-CH15 as ADCn_INPUT16-ADCn_INPUT23
	APORT1CH16TO23	6		Select APORT1's CH16-CH23 as ADCn_INPUT16-ADCn_INPUT23
	APORT1CH24TO31	7		Select APORT1's CH24-CH31 as ADCn_INPUT16-ADCn_INPUT23
	APORT2CH0TO7	8		Select APORT2's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23
		•		
	APORT3CH0TO7	12		Select APORT3's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23
		•		
	APORT4CH0TO7	16		Select APORT4's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23
15:13	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	INPUT8TO15SEL	0x00	RW	Inputs Chosen for ADCn_INPUT8-ADCn_INPUT15 as Referred in SCANMASK
	Mode	Value		Description
	APORT0CH0TO7	0		Select APORT0's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT0CH8TO15	1		Select APORT0's CH8-CH15 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH0TO7	4		Select APORT1's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH8TO15	5		Select APORT1's CH8-CH15 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH16TO23	6		Select APORT1's CH16-CH23 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH24TO31	7		Select APORT1's CH24-CH31 as ADCn_INPUT8-ADCn_INPUT15
	APORT2CH0TO7	8		Select APORT2's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT3CH0TO7	12		Select APORT3's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT4CH0TO7	16		Select APORT4's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
7:5	Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4:0	INPUT0TO7SEL	0x00	RW	Inputs Chosen for ADCn_INPUT7-ADCn_INPUT0 as Referred in SCANMASK
	Mode	Value		Description
	APORT0CH0TO7	0		Select APORT0's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT0CH8TO15	1		Select APORT0's CH8-CH15 as ADCn_INPUT0-ADCn_INPUT7
	APORT1CH0TO7	4		Select APORT1's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT1CH8TO15	5		Select APORT1's CH8-CH15 as ADCn_INPUT0-ADCn_INPUT7

Bit	Name	Reset	Access	Description
	APORT1CH24TO31	7		Select APORT1's CH24-CH31 as ADCn_INPUT0-ADCn_INPUT7
	APORT2CH0TO7	8		Select APORT2's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT3CH0TO7	12		Select APORT3's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT4CH0TO7	16		Select APORT4's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7

### 26.5.10 ADCn\_SCANNEGSEL - Negative Input Select Register for Scan

Offset									В	it Po	sition							
0x028	30 29 29	28	26	25	23	22	20	19	18 7	16	5 4	13	1 0	တ ထ	7	το <b>4</b>	დ გ	- 0
Reset			•				1	'		'	0×0	0x3	0x2	0×1	0x3	0x2	0X	0x0
Access											RW	RW	RW	RW	R	RW	₩ M	R
											EGSEL	EGSEL	EGSEL	GSEL	GSEL	GSEL	GSEL	GSEL
Name											INPUT15NEGSEL	INPUT13NEGSEL	INPUT11NEGSEL	INPUT9NEGSEL	INPUT6NEGSEL	INPUT4NEGSEL	INPUT2NEGSEL	INPUTONEGSEL
Bit	Name			Reset		A	cces	s l	Descri	ption	1							
31:16	Reserved			To ens	sure c	ompa	tibility	y wit	h future	e dev	rices, al	ways wr	ite bits t	o 0. Mo	re inforn	nation in	1.2 Coi	nven-
15:14	INPUT15N	IEGSEL		0x0		R'	W		Negativ Scan M			ect Reg	ister fo	r ADCn	_INPUT	15 in Di	ifferenti	al
	Selects ne	gative c	hanr	nel														
	Value			Mode					Descrip	tion								
	0			INPUT	Г8			,	Selects	ADO	Cn_INPl	JT8 as r	negative	channe	el input			
	1			INPUT	Γ10			;	Selects	ADO	Cn_INPl	JT10 as	negativ	e chanr	nel input			
	2			INPUT	Г12				Selects	ADO	Cn_INPl	JT12 as	negativ	e chanr	nel input			
	3			INPUT	Γ14			;	Selects	ADO	Cn_INP	JT14 as	negativ	e chanr	nel input			
13:12	INPUT13N	IEGSEL		0x3		R	W		Negativ Scan M			ect Reg	ister fo	r ADCn	_INPUT	13 in D	ifferenti	al
	Selects ne	gative c	hanr	nel														
	Value			Mode					Descrip	tion								
	0			INPUT	Г8			;	Selects	ADO	Cn_INPl	JT8 as r	negative	channe	el input			
	1			INPUT	Γ10			;	Selects	ADO	Cn_INPl	JT10 as	negativ	e chanr	nel input			
	2			INPUT	Γ12			,	Selects	ADO	Cn_INPl	JT12 as	negativ	e chanr	nel input			
	3			INPUT	Г14			;	Selects	ADO	Cn_INPl	JT14 as	negativ	e chanr	nel input			
11:10	INPUT11N	EGSEL		0x2		R	W		Negativ Scan M			ect Reg	ister fo	r ADCn	_INPUT	11 in Di	fferenti	al
	Selects ne	gative c	hanr	nel														
	Value			Mode					Descrip	tion								
	0			INPUT	Г8				Selects	ADO	Cn_INPl	JT8 as r	negative	channe	el input			
	1			INPUT	Γ10				Selects	ADO	Cn_INPl	JT10 as	negativ	e chanr	nel input			
	2			INPUT	Γ12				Selects	ADO	Cn_INPl	JT12 as	negativ	e chanr	nel input			
	3			INPUT	Γ14			,	Selects	ADO	Cn_INPl	JT14 as	negativ	e chanr	nel input			

Bit	Name	Reset	Access	Description
9:8	INPUT9NEGSEL	0x1	RW	Negative Input Select Register for ADCn_INPUT9 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT8		Selects ADCn_INPUT8 as negative channel input
	1	INPUT10		Selects ADCn_INPUT10 as negative channel input
	2	INPUT12		Selects ADCn_INPUT12 as negative channel input
	3	INPUT14		Selects ADCn_INPUT14 as negative channel input
7:6	INPUT6NEGSEL	0x3	RW	Negative Input Select Register for ADCn_INPUT1 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT1		Selects ADCn_INPUT1 as negative channel input
	1	INPUT3		Selects ADCn_INPUT3 as negative channel input
	2	INPUT5		Selects ADCn_INPUT5 as negative channel input
	3	INPUT7		Selects ADCn_INPUT7 as negative channel input
5:4	INPUT4NEGSEL	0x2	RW	Negative Input Select Register for ADCn_INPUT4 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT1		Selects ADCn_INPUT1 as negative channel input
	1	INPUT3		Selects ADCn_INPUT3 as negative channel input
	2	INPUT5		Selects ADCn_INPUT5 as negative channel input
	3	INPUT7		Selects ADCn_INPUT7 as negative channel input
3:2	INPUT2NEGSEL	0x1	RW	Negative Input Select Register for ADCn_INPUT2 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT1		Selects ADCn_INPUT1 as negative channel input
	1	INPUT3		Selects ADCn_INPUT3 as negative channel input
	2	INPUT5		Selects ADCn_INPUT5 as negative channel input
	3	INPUT7		Selects ADCn_INPUT7 as negative channel input
	INPUT0NEGSEL	0x0	RW	Negative Input Select Register for ADCn_INPUT0 in Differential
1:0				Scan Mode
1:0	Selects negative cha	annel		Scan Mode

9 INPUT1 Selects ADCn_INPUT1 as negative channel input 1 INPUT3 Selects ADCn_INPUT3 as negative channel input 2 INPUT5 Selects ADCn_INPUT5 as negative channel input 3 INPUT7 Selects ADCn_INPUT7 as negative channel input	Description	Access	Reset	Name	Bit
2 INPUT5 Selects ADCn_INPUT5 as negative channel input	Selects ADCn_INPUT1 as negative cha		INPUT1	0	
	Selects ADCn_INPUT3 as negative cha		INPUT3	1	
2 INDUITY Solocte ADCn, INDUITY as pogative channel input	Selects ADCn_INPUT5 as negative cha		INPUT5	2	
3 INFOT7 Selects ADCIT_INFOT7 as negative challier input	Selects ADCn_INPUT7 as negative cha		INPUT7	3	

## 26.5.11 ADCn\_CMPTHR - Compare Threshold Register

Offset														Bi	t Po	siti	on														
0x02C	31	29 28 27 27 26 25 27 27 27 28 28 27 27 27 27 27 27 27 27 27 27 27 27 27										16	15	4	13	12	1	10	ဝ	8	7	9	2	4	က	2	_	0			
Reset		000000000000000000000000000000000000000																				nxnonxn									
Access								2	<u>}</u>														2	} Ƴ							
Name								F	ADG														F	ADLI							

Bit	Name	Reset	Access	Description								
31:16	ADGT	0x0000	RW	Greater Than Compare Threshold								
	Compare threshold v	alue for greater-	than compa	arison. Must match the conversion data representation chosen.								
15:0	ADLT	0x0000	RW	Less Than Compare Threshold								
	Compare threshold value for less-than comparison. Must match the conversion data representation chosen.											

### 26.5.12 ADCn\_BIASPROG - Bias Programming Register for Various Analog Blocks Used in ADC Operation

Offset			Bit Position												
0x030	31 33 29 29 27 27	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0 1 2 3 4 5 5 6 7 7 9 8 8 7 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
Reset			0 0 0												
Access			AW WW												
Name			GPBIASACC												
Bit	Name	Reset Acces	ss Description												
31:17	Reserved	To ensure compatibili tions	ty with future devices, always write bits to 0. More information in 1.2 Conven-												
16	GPBIASACC	0 RW	Accuracy Setting for the System Bias During ADC Operation												
			n. For devices with multiple ADCs, the bias will use the high accuracy setting ACC to LOWACC.												
	Value	Mode Description  HIGHACC High accuracy setting. Use when configured for an internal VBG erence source.													
	0	HIGHACC	High accuracy setting. Use when configured for an internal VBGR reference source.												
	1	LOWACC	Low accuracy setting. Can be used for all references other than VBGR to conserve energy.												
15:13	Reserved	To ensure compatibili tions	ty with future devices, always write bits to 0. More information in 1.2 Conven-												
12	VFAULTCLR	0 RW	Clear VREFOF Flag												
			F flag. If VREFOF irq is enabled and is triggered, the user must set this bit in reset this bit to enable VREFOF to trigger further IRQs upon VREF overflow												
11:4	Reserved	To ensure compatibili tions	ty with future devices, always write bits to 0. More information in 1.2 Conven-												
3:0	ADCBIASPROG	0x0 RW	Bias Programming Value of Analog ADC Block												
	These bits are used	to adjust the bias current	in ADC analog block.												
	Value	Mode	Description												
	0	NORMAL	Normal power (use for 1Msps operation)												
	4	SCALE2	Scaling bias to 1/2												
	8	SCALE4	Scaling bias to 1/4												
	12	SCALE8	Scaling bias to 1/8												
	14	SCALE16	Scaling bias to 1/16												
	15	SCALE32	Scaling bias to 1/32												

### 26.5.13 ADCn\_CAL - Calibration Register

Offset															Bit	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	9	6	8	7	9	5	4	က	2	_	0
Reset	0				0x40					7	Š			α>	o X		0				0x40					^	Š			0X8	!	
Access	₩ W				Z N					2	<u>}</u>			2	<u>}</u>		RW				Z.					2	Š			X ≷		
Name	CALEN				SCANGAIN					FLOUL				SCANOFESET			OFFSETINVMODE				SINGLEGAIN					SING! EDEESETINIX	L			SINGLEOFFSET		

	CAL		SCA	SCA	OFF	SING	SING	N N N
Bit	Name	Reset	Access	s Descriptio	n			
31	CALEN	0	RW	Calibration	n Mod	le is Enabled		
	When enabled, the data conversion	adc performs	conversion a	and sends raw	data t	o the ADC fifos. This can a	also be used to d	lebug the adc
30:24	SCANGAIN	0x40	RW	Scan Mode	e Gai	n Calibration Value		
		/25 internal re	ference durin	ng reset, hence		nversions. This field is set eset value might differ fror		
23:20	SCANOFFSETINV	0x7	RW	Scan Mode	e Offs	set Calibration Value for	Negative Single	-ended
	set to the production	n offset calibra	ation value fo	r the 1V25 inte	rnal r	onversions for negative sin eference during reset, hen ement number. Higher valu	ce the reset valu	ıe might differ
19:16	SCANOFFSET	0x8	RW	Scan Mode gle-ended		set Calibration Value for	Differential or P	ositive Sin-
	This field is set to the	e production	offset calibrat	tion value for tl	ne 1V	onversions for differential on 25 internal reference during ed 2's complement numbe	g reset, hence tl	ne reset value
15	OFFSETINVMODE	0	RW	Negative S	Single	-ended Offset Calibratio	n is Enabled	
						singled ended conversion sitive single-ended or diffe		
14:8	SINGLEGAIN	0x40	RW	Single Mo	de Ga	in Calibration Value		
		/25 internal re	eference durir	ng reset, hence		onversions. This field is se reset value might differ fro		
7:4	SINGLEOFFSETIN	V 0x7	RW	Single Mode	de Of	fset Calibration Value for	· Negative Sing	e-ended
	set to the production	n offset calibra	ation value fo	or the 1V25 inte	ernal	conversions for negative si reference during reset, her ement number. Higher valu	nce the reset val	ue might differ

Bit	Name	Reset	Access	Description
3:0	SINGLEOFFSET	0x8	RW	Single Mode Offset Calibration Value for Differential or Positive Single-ended Mode
	This field is set to the	production offs	et calibration	e used with single conversions for differential or positive single-ended mode. on value for the 1V25 internal reference during reset, hence the reset value encoded as a signed 2's complement number. Higher values lead to lower

## 26.5.14 ADCn\_IF - Interrupt Flag Register

Offset															Ві	t Po	ositi	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	80	7	9	2	4	က	2	_	0
Reset			0	0	0	0	0	0			•		•		0	0			•		0	0	0	0		•	•	•		•	0	0
Access			2	22	2	2	2	~							2	2					~	2	2	2							22	2
Name			EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF							SCAN	SINGLE

	S B B S	S R S		S S		S S
Bit	Name	Reset	Access	Description		
31:30	Reserved	To ensure o	compatibility (	with future devices, alwa	nys write bits to 0. More information	on in 1.2 Conven-
29	EM23ERR	0	R	EM23 Entry Error Fla	ng	
	Indicates that an inc	orrect clock wa	as selected a	s ADC_CLK when going	into EM23 resulting in an incorre	ect conversion.
28	PRSTIMEDERR	0	R	PRS Timed Mode Err	ror Flag	
	Indicates that in PR	S timed mode,	a PRS negat	ive edge arrived before	the AT event and it was ignored.	
27	SCANPEND	0	R	Scan Trigger Pendin	g Flag	
	Indicates that an ex	ternal scan (e.ç	g., LESENSE	triggered) is running an	d PRS/software triggered scan ha	as gone pending.
26	SCANEXTPEND	0	R	External Scan Trigge	er Pending Flag	
	Indicates that a PRS ing.	S/software trigg	jered scan is	running and the externa	I scan (e.g., LESENSE triggered)	) has gone pend-
25	PROGERR	0	R	Programming Error	nterrupt Flag	
	Indicates that a prog	gramming error	has occurred	d. Read the STATUS reg	gister for cause.	
24	VREFOV	0	R	VREF Over Voltage I	nterrupt Flag	
	Indicates that attenuence when this hap				he ADC stops converting and dis	connects the refer-
23:18	Reserved	To ensure o	compatibility (	with future devices, alwa	rys write bits to 0. More information	on in 1.2 Conven-
17	SCANCMP	0	R	Scan Result Compar	e Match Interrupt Flag	
	Indicates scan resul	t compare mat	ched the wind	dow conditions when this	s bit is set.	
16	SINGLECMP	0	R	Single Result Compa	are Match Interrupt Flag	
	Indicates single resu	ult compare ma	atched the wir	ndow conditions when th	nis bit is set.	
15:12	Reserved	To ensure o	compatibility (	with future devices, alwa	rys write bits to 0. More information	on in 1.2 Conven-
11	SCANUF	0	R	Scan FIFO Underflow	v Interrupt Flag	
	Indicates scan resul able.	t FIFO underflo	ow when this	bit is set. An underflow o	occurs if the FIFO is read and the	ere is no data avail-
10	SINGLEUF	0	R	Single FIFO Underflo	ow Interrupt Flag	
	Indicates single resu available.	ult FIFO underf	low when this	s bit is set. An underflow	occurs if the FIFO is read and th	ere is no data

Bit	Name	Reset	Access	Description
9	SCANOF	0	R	Scan FIFO Overflow Interrupt Flag
	Indicates scan result result.	FIFO overflow v	when this b	it is set. An overflow occurs if there is not room in the FIFO to store a new
8	SINGLEOF	0	R	Single FIFO Overflow Interrupt Flag
	Indicates single resuresult.	t FIFO overflow	when this I	bit is set. An overflow occurs if there is not room in the FIFO to store a new
7:2	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	SCAN	0	R	Scan Conversion Complete Interrupt Flag
	Indicates (DVL+1) nu	ımber of scan ch	nannel resu	ilts are available in the Scan FIFO.
0	SINGLE	0	R	Single Conversion Complete Interrupt Flag
	Indicates (DVL+1) nu	ımber of single o	channel res	ults are available in the Single FIFO.

### 26.5.15 ADCn\_IFS - Interrupt Flag Set Register

26.5.15	יויסטר	. J -	mile	, i i u	pi r	ıay	<b>Je</b> l	1,66	11316	-1																					
Offset														Ві	it Po	ositi	ion														
0x03C	30	59	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		0	0	0	0	0	0							0	0					0	0	0	0								
Access		W1	W1	W	W1	W	W1							W	W					W1	W1	W1	W1								
Name		EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF								
Bit	Name					Re	set			Ac	ces	S	Des	crip	tior	1															
31:30	Resen	/ed				To tion		ure (	com	npati	bilit <sub>.</sub>	y wi	ith fu	ture	de	vice.	s, alı	way	s wr	ite b	its t	0 0.	Мог	re in	forn	natio	on in	1.2	2 Cc	nve	n-
29	EM23E	ERR				0				W1			Set	EM2	23E	RR	Inte	rrup	t Fla	ag											
	Write 1	l to s	set t	he E	M2	3ER	RR in	terr	upt	flag																					
28	PRSTI	ME	DER	R		0				W1			Set	PRS	STIN	ИED	ERF	R Int	terru	ıpt F	Flag										_
	Write 1	l to s	set t	he F	PRS	TIM	EDE	RR	inte	errup	t fla	ag																			
27	SCAN	PEN	ID			0				W1			Set	SCA	ANP	PEN	D In	terrı	upt l	Flag	l										
	Write 1	l to s	set t	he S	SCA	NPE	END	inte	rrup	ot fla	g																				
26	SCAN					0				W1			Set	SCA	ANE	XTI	PEN	D In	terr	upt	Flag	3									
	Write 1			he S	SCA		(TPE	END	inte					_			_			_											
25	PROG					0				W1			Set	PRO	OGE	ERR	Inte	erru	pt F	lag											
	Write 1		set t	ne F	'KO		KR i	nter	rupt				0 : 1	\/D-			.4.		_,												
24	VREF(		nc+ '	ha '	/D.E	0 	1:1		o t E1	W1			Set	VKE	=+0	v Ir	iterr	upt	ria	9											
22:40	Write 1		set t	ne V	/KE						hilit	V 14.	ith £	11	do:	ioo	c. c/.	4/0:	0 14.	ito b	ito t	0.0	110	ro ir	fo	noti	an in	. 1	2 (	muc	n
23:18	Resen					tion		ure (	com	ıpatl	DIIIT <u>.</u>		ith fu								แร โ	<i>0 0</i> .	IVIOI	e in	iorn	ialio	חו וזכ	1 1.2	2 00	nive	11-
17	SCAN					0				W1			Set	SCA	ANC	MP	Inte	erru	pt F	lag											
	Write 1			he S	SCA		MP ii	nteri	rupt																						
16	SINGL				<b></b>	0	<b></b>	,		W1			Set	SIN	GLE	ECN	IP In	iteri	rupt	Flag	g										
45.40	Write 1		set t	ne S	SINC								:41- 6	4	-1					:4 - 1	:4. *	- ^	11		£	"			2.0		_
15:12	Resen	/ed				To tion		ure	com	npati	bilit <u>:</u>	y wi	ith fu	ture	de	vice.	s, alı	way:	s wr	ite b	its t	0 0.	Moi	re in	torn	natio	on in	1.2	2 Cc	nve	n-
11	SCAN	UF				0				W1			Set	SCA	ANU	JF Ir	nterr	upt	Flag	g											
	Write 1	l to s	set t	he S	SCA	NUF	inte	erru	ot fla	ag																					
10	SINGL	EUF	=			0				W1			Set	SIN	GLE	EUF	Inte	erru	pt F	lag											
	Write 1	l to s	set t	he S	SINC	SLE	UF ii	nter	rupt	flag																					
9	SCAN	OF				0				W1			Set	SCA	ANC	)F Iı	nterr	upt	Fla	g											

Write 1 to set the SCANOF interrupt flag

Bit	Name	Reset	Access	Description
8	SINGLEOF	0	W1	Set SINGLEOF Interrupt Flag
	Write 1 to set the S	SINGLEOF interi	rupt flag	
7:0	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

### 26.5.16 ADCn\_IFC - Interrupt Flag Clear Register

Offset	Name  Reset  Access  Description  Reserved  To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions  EM23ERR  0  (R)W1  Clear EM23ERR Interrupt Flag  Write 1 to clear the EM23ERR interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).																														
0x040	33	53	78	27	26	25	24	23	22	72	20	19	18	17	16	15	4	13	72	71	10	6	∞	7	9	2	4	က	7	_	0
Reset	Name  Reserved																														
Access		(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1							(R)W1	(R)W1				į	(K)W1	(R)W1	(R)W1	(R)W1								
Name		EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF								
Bit	Name					Re	set			Ac	ces	s	Des	crip	tior																
31:30	Reserv	red						ure (	com	pati	bility	y wi	th fu	ture	dev	vices	, alv	vays	write	e bit	ts to	0.	Mor	e inf	orm	atio	n in	1.2	2 Co	nven	-
29	Write 1 to clear the EM23ERR interrupt flag. Reading returns the value of the IF and clears the corresponding interr																														
	Write 1 to clear the EM23ERR interrupt flag. Reading returns the value of the IF and clears the corresponding interriflags (This feature must be enabled globally in MSC.).  PRSTIMEDERR 0 (R)W1 Clear PRSTIMEDERR Interrupt Flag															terru	ıpt														
28	flags (This feature must be enabled globally in MSC.).  PRSTIMEDERR 0 (R)W1 Clear PRSTIMEDERR Interrupt Flag  Write 1 to clear the PRSTIMEDERR interrupt flag. Reading returns the value of the IF and clears the corresponding																														
	PRSTIMEDERR 0 (R)W1 Clear PRSTIMEDERR Interrupt Flag														nter-																
27	Write 1 to clear the PRSTIMEDERR interrupt flag. Reading returns the value of the IF and clears the corresponding i rupt flags (This feature must be enabled globally in MSC.).																														
	Write 1 flags (														turn	s the	e val	ue c	of the	IF	and	l cle	ars	the o	corre	espo	ondi	ing	inter	rupt	
26	SCAN	EXT	PEN	1D		0				(R)	)W1		Clea	ır S	CAN	IEX	ГРЕ	ND I	nter	rup	t FI	ag									
	Write 1 rupt fla															eturn	s th	e va	lue o	f the	e IF	an	d cle	ears	the	corr	esp	ono	ding	inter	<u>-</u>
25	PROG	ERF	?			0				(R)	)W1		Clea	ır Pl	ROC	BER	R In	terr	upt F	lag	I										
	Write 1 flags (														ırns	the	valu	ie of	the I	IF a	nd	clea	ırs tl	ne co	orres	spoi	ndin	ng ir	nterr	upt	
24	VREFO	VC				0				(R)	)W1		Clea	ır VI	REF	OV	Inte	rrup	t Fla	g											
	Write 1 (This fe												ng re	eturr	ns th	ne va	lue	of th	e IF	and	d cle	ears	the	corr	esp	ond	ing	inte	errup	t flag	gs ——
23:18	Reserv	⁄ed				To tio		ure (	com	pati	bility	y wi	th fu	ture	dev	vices	, alv	vays	write	e bit	ts to	0.	Mor	e inf	orm	atio	n in	1.2	2 Co	nven	<b>)</b> -
17	SCAN	CMP	•			0				(R)	)W1		Clea	ır S	CAN	ICM	P In	terr	upt F	lag	J										
	Write 1 flags (														ırns	the	valu	e of	the I	Fa	nd (	clea	rs th	ne co	orres	spor	ndin	ıg ir	nterr	upt	
16	SINGL	ECN	ЛP			0				(R)	)W1		Clea	ır SI	NG	LEC	MP	Inte	rrup	t Fla	ag										
	Write 1 flags (														eturi	ns th	e va	lue	of the	e IF	an	d cle	ears	the	corr	esp	onc	gnik	inte	rrupt	t

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

tions

Reserved

15:12

Bit	Name	Reset	Access	Description
11	SCANUF	0	(R)W1	Clear SCANUF Interrupt Flag
	Write 1 to clear th (This feature mus		. •	ding returns the value of the IF and clears the corresponding interrupt flags .
10	SINGLEUF	0	(R)W1	Clear SINGLEUF Interrupt Flag
	Write 1 to clear th			eading returns the value of the IF and clears the corresponding interrupt //SC.).
9	SCANOF	0	(R)W1	Clear SCANOF Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
8	SINGLEOF	0	(R)W1	Clear SINGLEOF Interrupt Flag
	Write 1 to clear th			eading returns the value of the IF and clears the corresponding interrupt MSC.).
7:0	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

### 26.5.17 ADCn\_IEN - Interrupt Enable Register

20.3.17		• -		J u	P				310																						
Offset														Ві	t Po	siti	on														
0x044	30	59	78	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	7	-	0
Reset		0	0	0	0	0	0							0	0					0	0	0	0							0	0
Access		8	₽	8	₹	8	₩ M							₹	₽					₽	₩	₩	₽							₹	RW
Name		EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF							SCAN	SINGLE
Bit	Name					Re	set			Ac	ces	s	Des	crip	tion																
31:30	Reserv	/ed				To tio		ure	con	pati	bilit	y wi	th fu	ture	dev	vices	s, al	way:	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	n in	1.2	Cor	nver	)-
29	EM23E	ERR				0				RV	V		EM2	23EF	RR I	nte	rrup	t Er	nable	е											
	Enable	dis:	able	the	EM	123E	RR	inte	rrup	t																					
28	PRSTI	ME	DER	R		0				RV	V		PRS	TIM	IEDI	ERF	R Int	erru	ıpt E	Enal	ble										
	Enable	/dis	able	the	PR	STII	MED	terrı	upt																						
27	SCAN															) In	terru	ıpt l	Enal	ble											
	Enable	dis:	able	the	SC	ANF	PEN	D in	terr	upt																					
26	SCAN	Enable/disable the SCANPEND interrupt  SCANEXTPEND 0 RW														EN	D In	terr	upt	Ena	ble										
	Enable	dis:	able	the	SC	ANE	EXTI	PEN	ID ir	nterr	upt																				
25	PROG	ERF	3			0				RV	V		PRC	GE	RR	Inte	erruj	ot E	nab	le											
	Enable	/dis	able	the	PR	OGI	ERR	? inte	erru	pt																					
24	VREF	VC				0				RV	V		VRE	FO	V In	terr	upt	Ena	ble												
	Enable		able	the	· VR																										
23:18	Reserv	/ed				To tio		ure	con	pati	bilit	y wi	th fu	ture	dev	vices	s, al	way	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	n in	1.2	Cor	nver	1-
17	SCAN	CMF	)			0				RV	V		SCA	NC	MP	Inte	erru	ot E	nab	le											
	Enable	dis:	able	the	SC	ANC	CMP	inte	erru	ot																					
16	SINGL	ECN.	ИP			0				RV	V		SIN	GLE	CM	P In	terr	upt	Ena	ble											
	Enable	/dis	able	the	SIN	IGL	ECN	/IP ir	nter	rupt																					
15:12	Reserv	/ed				To tio		ure	con	pati	bilit	y wi	th fu	ture	dev	vices	s, al	way	s wr	ite b	its t	o 0.	Moi	re in	forn	natio	n in	1.2	Cor	nver	)-
11	SCAN	UF				0				RV	V		SCA	NU	F In	terr	upt	Ena	ble												
	Enable	dis.	able	the	SC	ANU	JF ir	nterr	upt																						
10	SINGL	EUF	=			0				RV	V		SIN	GLE	UF	Inte	erru	ot E	nab	le											
	Enable	dis:	able	the	SIN	IGL	EUF	inte	erru	ot																					
9	SCAN	OF				0				RV	V		SCA	NO	F In	terr	upt	Ena	able												
	Enable	dis:	able	the	SC	ANC	OF ir	nterr	upt																						

Bit	Name	Reset	Access	Description
8	SINGLEOF	0	RW	SINGLEOF Interrupt Enable
	Enable/disable the SI	NGLEOF interru	ıpt	
7:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	SCAN	0	RW	SCAN Interrupt Enable
	Enable/disable the So	CAN interrupt		
0	SINGLE	0	RW	SINGLE Interrupt Enable
	Enable/disable the SI	NGLE interrupt		

## 26.5.18 ADCn\_SINGLEDATA - Single Conversion Result Data (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	စ	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	0000000000															
Access																۵	_															
Name																Ę C	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	R	Single Conversion Result Data
	This register holds the SINGLE FIFO.	e results from th	e last singl	e channel mode conversion. Reading this field pops one entry from the

### 26.5.19 ADCn\_SCANDATA - Scan Conversion Result Data (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000	000000000000000000000000000000000000000															
Access																۵	۷															
Name																Ę C	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	R	Scan Conversion Result Data
	The register holds the	e results from the	e last scan	mode conversion. Reading this field pops one entry from the SCAN FIFO.

#### 26.5.20 ADCn\_SINGLEDATAP - Single Conversion Result Data Peek Register

Offset															Bi	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	5	4	က	2	_	0
Reset																	000000000000000000000000000000000000000															
Access																٥	۲															
Name																	7															

Bit	Name	Reset	Access	Description
31:0	DATAP	0x00000000	R	Single Conversion Result Data Peek

The register holds the results from the last single channel mode conversion. Reading this field will not pop an entry from the SINGLE FIFO.

#### 26.5.21 ADCn\_SCANDATAP - Scan Sequence Result Data Peek Register

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																0000000	000000000000000000000000000000000000000															
Access																۵	۷															
Name																	ב כ כ															

Bit	Name	Reset	Access	Description
31:0	DATAP	0x00000000	R	Scan Conversion Result Data Peek
	The area sintended to all all a the a			and an arrange Banding this field will not any an article form the COAN

The register holds the results from the last scan mode conversion. Reading this field will not pop an entry from the SCAN FIFO.

### 26.5.22 ADCn\_SCANDATAX - Scan Sequence Result Data + Data Source Register (Actionable Reads)

Offset		Bit Po	osition
0x068	31 30 29 29 27 27 26 26 26 25 27 27 27 27 27 27 27 27 27 27 27 27 27	20 20 19 19 17 17 16	2 4 5 7 7 7 8 8 7 9 5 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset		0000	000000000000000000000000000000000000000
Access		R	<b>~</b>
Name		SCANINPUTID	DATA

Bit	Name	Reset	Access	Description
31:21	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
20:16	SCANINPUTID	0x00	R	Scan Conversion Input ID
	Indicates from which	input the results	in SCAND	ATA originated. Reading this field pops one entry from the SCAN FIFO.
15:0	DATA	0x0000	R	Scan Conversion Result Data
	Holds the results from	the last scan c	onversion.	Reading this field pops one entry from the SCAN FIFO.

## 26.5.23 ADCn\_SCANDATAXP - Scan Sequence Result Data + Data Source Peek Register

Offset															Bi	t Po	siti	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			1				1	1				'		0000						1					nnnnxn	,			•			
Access	α α																															
Name														SCANINPUTIDPEEK										(	DAIAP							

Bit	Name	Reset	Access	Description
31:21	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
20:16	SCANINPUTIDPEEK	0x00	R	Scan Conversion Data Source Peek
	Indicates from which in SCAN FIFO.	nput channel the	e results in	SCANDATA originated. Reading this field does not pop any entry from the
15:0	DATAP	0x0000	R	Scan Conversion Result Data Peek
	The register holds the FIFO.	results from the	last scan	conversion. Reading this field does not pop any entry from the SCAN

### 26.5.24 ADCn\_APORTREQ - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x07C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			'		'	'								'									0	0	0	0	0	0	0	0	0	0
Access																							œ	œ	œ	œ	œ	œ	œ	œ	œ	<u>~</u>
Name																							APORT4YREQ	APORT4XREQ	<b>APORT3YREQ</b>	APORT3XREQ	APORT2YREQ	APORT2XREQ	APORT1YREQ	APORT1XREQ	APORTOYREQ	APORT0XREQ

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus co	onnected to APOR	T4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus co	onnected to APOR	T4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus co	onnected to APOR	T3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus co	onnected to APOR	T3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus co	onnected to APOR	T2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	onnected to APOR	T2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1Y is Requested
	Reports if the bus co	onnected to APOR	T1Y is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus co	onnected to APOR	T1X is be	ing requested from the APORT
1	APORT0YREQ	0	R	1 If the Bus Connected to APORT0Y is Requested
	Reports if the bus co	onnected to APOR	T0Y is be	ing requested from the APORT
0	APORT0XREQ	0	R	1 If the Bus Connected to APORT0X is Requested
	Reports if the bus co	onnected to APOR	T0X is be	ing requested from the APORT

### 26.5.25 ADCn\_APORTCONFLICT - APORT Conflict Status Register

Offset	Bit Position	
0x080	7 2 8 8 8 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	0 7 4 6 7 - 0
Reset	0 0 0	0 0 0 0 0 0
Access	\( \times \) \(	x         x         x         x         x         x
Name		APORTZYCONFLICT APORTZYCONFLICT APORT1YCONFLICT APORT1YCONFLICT APORT1XCONFLICT APORT1XCONFLICT APORT0YCONFLICT

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YCONFLICT	0	R	1 If the Bus Connected to APORT4Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4Y is is a	also being requested by another peripheral
8	APORT4XCONFLICT	0	R	1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4X is is a	also being requested by another peripheral
7	APORT3YCONFLICT	0	R	1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3Y is is a	also being requested by another peripheral
6	APORT3XCONFLICT	0	R	1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3X is is a	also being requested by another peripheral
5	APORT2YCONFLICT	0	R	1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2Y is is	also being requested by another peripheral
4	APORT2XCONFLICT	0	R	1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2X is is a	also being requested by another peripheral
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1Y is is	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is	also being requested by another peripheral
1	APORT0YCONFLICT	0	R	1 If the Bus Connected to APORT0Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOR	RT0Y is is	also being requested by another peripheral

Bit	Name	Reset	Access	Description
0	APORT0XCONFLICT	0	R	1 If the Bus Connected to APORT0X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT0X is is a	also being requested by another peripheral

## 26.5.26 ADCn\_SINGLEFIFOCOUNT - Single FIFO Count Register

Offset															Bi	t Po	siti	on														
0x084	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	တ	8	7	9	5	4	က	2	_	0
Reset																															0×0	
Access																															<u>~</u>	
Name																															SINGLEDC	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2:0	SINGLEDC	0x0	R	Single Data Count
	Number of unread da	ta available in S	ingle FIFO	

# 26.5.27 ADCn\_SCANFIFOCOUNT - Scan FIFO Count Register

Offset															Bi	t Po	siti	on														
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	_	0
Reset					•	•	•	•	•	•		•	•		•	•	•	•											•		0x0	
Access																															<u>~</u>	
Name																															SCANDC	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	SCANDC	0x0	R	Scan Data Count
	Number of unread	d data available ii	n Scan FIFO.	

### 26.5.28 ADCn\_SINGLEFIFOCLEAR - Single FIFO Clear Register

Offset															Bi	t Po	siti	on														
0x08C	31	30	29	78	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																											•		•			0
Access																																M
Name																																SINGLEFIFOCLEAR

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	SINGLEFIFOCLEAR	0	W1	Clear Single FIFO Content
	Write a 1 to clear Sing	le FIFO content	t.	

## 26.5.29 ADCn\_SCANFIFOCLEAR - Scan FIFO Clear Register

Offset	Bit Position																															
0x090	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset		•	•	•		•		•		•	•			•	•	•	•		•	•	•		•	•	•	•		•				0
Access																																W
Name																																SCANFIFOCLEAR

Bit	Name	Reset	Access	Description							
31:1	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-							
0	SCANFIFOCLEAR	0	W1	Clear Scan FIFO Content							
	Write a 1 to clear Scan FIFO content.										

### 26.5.30 ADCn\_APORTMASTERDIS - APORT Bus Master Disable Register


Offset				Bit Position										
0x094	31 30 29 28 27 26 26	22 24 25 23 23 23	22 22 5	0     8     7     6     7     4     6     7     7     1 <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>										
Reset		0 0 0 0	2   2   5		6			ט ע		<sub>ω</sub>	2	- 0		
Access					RW 0			_	_	RW 0	RW 0			
Access						_	_	_		_				
Name					APORT4YMASTERDIS	APORT4XMASTERDIS	APORT3YMASTERDIS	APORT2YMASTERDIS	APORT2XMASTERDIS	APORT1YMASTERDIS	APORT1XMASTERDIS			
Bit	Name	Reset	Access	Description										
31:10	Reserved	To ensure co	mpatibility v	with future devices, always write bits t	o 0. I	More	info	rmat	ion ir	1.2	Coi	nven-		
9	APORT4YMASTER- DIS	0	RW	APORT4Y Master Disable										
	Determines if the ADC will request this APORT bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, ADC only passively monitors the APORT bus and the selection of the channel for the selected bus is ignored. The channel selection is done by the device that masters the APORT bus. This bit allows multiple APORT connected devices to monitor the same APORT bus simultaneously.													
	Value			Description										
	0 APORT mastering enabled													
	1			APORT mastering disabled										
8	APORT4XMASTER- DIS	0	RW	APORT4X Master Disable										
	Determines if the ADC will request this APORT bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). Wh ADC only passively monitors the APORT bus and the selection of the channel for the selected bus is ignored. The ch selection is done by the device that masters the APORT bus. This bit allows multiple APORT connected devices to m the same APORT bus simultaneously.													
	Value			Description										
	0			APORT mastering enabled										
	1			APORT mastering disabled										
7	APORT3YMASTER- DIS													
Determines if the ADC will request this APORT bus (if selected by POSSEL or NEGSEL or SCA ADC only passively monitors the APORT bus and the selection of the channel for the selected bus selection is done by the device that masters the APORT bus. This bit allows multiple APORT connet the same APORT bus simultaneously.												nannel		
	Value			Description										
	0			APORT mastering enabled										
	1			APORT mastering disabled										

Bit	Name	Reset	Access	Description
6	APORT3XMASTER- DIS	0	RW	APORT3X Master Disable
	ADC only passively m	nonitors the A ne device tha	PORT bus ar the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description
	0			APORT mastering enabled
	1			APORT mastering disabled
5	APORT2YMASTER- DIS	0	RW	APORT2Y Master Disable
	ADC only passively m	nonitors the A ne device tha	PORT bus ar t masters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description
	0			APORT mastering enabled
	1			APORT mastering disabled
4	APORT2XMASTER- DIS	0	RW	APORT2X Master Disable
4	DIS  Determines if the AD ADC only passively m	C will reques nonitors the A ne device tha	et this APORT PORT bus ar t masters the	APORT2X Master Disable  T bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
4	DIS  Determines if the AD ADC only passively m selection is done by the AD ADC DISCOURT OF THE ADD ADC DISCOURT OF THE ADD ADC DISCOURT OF THE ADD ADD ADD ADD ADD ADD ADD ADD ADD AD	C will reques nonitors the A ne device tha	et this APORT PORT bus ar t masters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel
4	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus	C will reques nonitors the A ne device tha	et this APORT PORT bus ar t masters the	T bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
4	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus  Value	C will reques nonitors the A ne device tha	et this APORT PORT bus ar t masters the	T bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor Description
3	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus  Value  0  1	C will reques nonitors the A ne device tha	et this APORT PORT bus ar t masters the	T bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor  Description  APORT mastering enabled
	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus  Value  0  1  APORT1YMASTERDIS  Determines if the AD ADC only passively m	C will requestionitors the Ame device that is simultaneous.  C will requestionitors the Ame device that	et this APORT PORT bus ar t masters the sly.  RW  et this APORT PORT bus ar t masters the	T bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor  Description  APORT mastering enabled  APORT mastering disabled
	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus  Value  0  1  APORT1YMASTERDIS  Determines if the AD ADC only passively m selection is done by the ADC only passively m selection is done by the AD ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC only passively m selection is done by the ADC	C will requestionitors the Ame device that is simultaneous.  C will requestionitors the Ame device that	et this APORT PORT bus ar t masters the sly.  RW  et this APORT PORT bus ar t masters the	To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor  Description  APORT mastering enabled  APORT mastering disabled  APORT1Y Master Disable  To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel
	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus.  Value  0  1  APORT1YMASTERDIS  Determines if the AD ADC only passively m selection is done by the same APORT bus.	C will requestionitors the Ame device that is simultaneous.  C will requestionitors the Ame device that	et this APORT PORT bus ar t masters the sly.  RW  et this APORT PORT bus ar t masters the	To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor  Description  APORT mastering enabled  APORT1Y Master Disable  To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	DIS  Determines if the AD ADC only passively medication is done by the same APORT bus.  Value  0  1  APORT1YMASTERDIS  Determines if the AD ADC only passively medication is done by the same APORT bus.	C will requestionitors the Ame device that is simultaneous.  O  C will requestionitors the Ame device that is simultaneous.	et this APORT PORT bus ar t masters the sly.  RW  et this APORT PORT bus ar t masters the	To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor  Description  APORT mastering enabled  APORT1Y Master Disable  To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor Description
	DIS  Determines if the AD ADC only passively m selection is done by the same APORT bus.  Value  0  1  APORT1YMASTERDIS  Determines if the AD ADC only passively m selection is done by the same APORT bus.  Value  0	C will requestionitors the Ame device that is simultaneous.  O  C will requestionitors the Ame device that is simultaneous.	et this APORT PORT bus ar t masters the sly.  RW  et this APORT PORT bus ar t masters the	To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor.  Description  APORT mastering enabled  APORT1Y Master Disable  To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor.  Description  APORT mastering enabled
3	DIS  Determines if the AD ADC only passively medication is done by the same APORT bus.  Value  0  1  APORT1YMASTERDIS  Determines if the AD ADC only passively medication is done by the same APORT bus.  Value  0  1  APORT1XMASTERDIS  Determines if the AD ADC only passively medication is done by the same APORT bus.	C will request to a simultaneous of the American to a simultaneous of the	RW  St this APORT PORT bus are the sly.  RW  St this APORT PORT bus are the sly.  RW  RW  St this APORT APORT bus are the sly.	To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor.  Description  APORT mastering enabled  APORT1Y Master Disable  To bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor.  Description  APORT mastering enabled  APORT mastering enabled  APORT mastering disabled

Bit	Name	Reset Access Description
	0	APORT mastering enabled
	1	APORT mastering disabled
1:0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

# 27. IDAC - Current Digital to Analog Converter





#### **Quick Facts**

#### What?

The IDAC can sink or source a configurable constant current.

### Why?

The IDAC can be used to bias external circuits or (in conjunction with the ADC) measure capacitance by injecting a controlled current into a component.

### How?

In addition to providing a constant current, the IDAC can be switched on and off with a PRS signal all the way down to EM3.

#### 27.1 Introduction

The current digital to analog converter (IDAC) can source or sink a configurable constant current from APORT and/or main pad (OUT-PAD). The current is configurable with several ranges of various step sizes.

#### 27.2 Features

- · Can source and sink current
- · Programmable constant output current
  - Selectable current range between 0.05 μA and 64 μA
  - Each range is linearly programmable in 32 steps
  - · Support for current calibration
- Support for manual and PRS triggered output enable
- Available in EM0-EM3

#### 27.3 Functional Description

An overview of the IDAC module is shown in Figure 27.1 IDAC Overview on page 940. The IDAC is designed to source or sink a programmable current which can be controlled by setting the range and the step in the RANGESEL and STEPSEL bitfields in IDAC\_CURRPROG register. The IDAC output enable can be controlled by software or PRS. The IDAC is enabled by setting EN in IDAC\_CTRL.




Figure 27.1. IDAC Overview

### 27.3.1 Current Programming

The four different current ranges can be selected by configuring the RANGESEL bitfield in IDAC\_CURRPROG. The current output in each range is linearly programmable in 32 steps, and is controlled by the STEPSEL bitfield in IDAC\_CURRPROG. These current ranges and their step sizes are shown in Table 27.1 Range Selection on page 940.

Range Select Range Value [µA] Step Size [nA] **Step Counts** 0 0.05 - 1.650 32 1 100 32 1.6 - 4.72 0.5 - 16500 32 3 2 - 64 2000 32

Table 27.1. Range Selection

## 27.3.2 IDAC Enable and Warm-up

The IDAC is enabled by setting the EN bit in IDAC\_CTRL. When this bit is set, the IDAC must stabilize before its output current is stable.

It is important to wait until the IDAC is warmed up, or until any current programming is complete and the output current is stabilized, before entering EM1, EM2, or EM3.

### 27.3.3 Output Control

The IDAC output enable is controlled separately for APORT and main pad. If APORTOUTENPRS/MAINOUTENPRS is set, output enable is controlled by PRS, else it is controlled by software via APORTOUTEN/MAINOUTEN.

### 27.3.4 APORT Configuration

The IDAC APORT outputs can be routed to pins through the APORT system. TNote that the IDAC has only two local APORT interfaces APORT1X and APORT1Y, which are connected to the APORT BUSCX and BUSCY, respectively. The pins are selected by requesting an APORT channel in APORTOUTSEL in IDAC\_CTRL. For mapping between APORT channel and physical pin, please refer to data sheet. The IDAC can be in either master or slave mode when connecting to the APORT. By default the IDAC is in master mode. To enable slave mode, set APORTMASTERDIS in IDAC\_CTRL. As IDAC is only capable of driving an APORT channel, only master mode is meaningful for IDAC. If the IDAC is in master mode, and another module is currently driving the requested channel, the APORTCONFLICT bitfield in IDAC\_STATUS will be set together with APORT1XCONFLICT or APORT1YCONFLICT in IDAC\_APORTCONFLICT. The APORTCONFLICT can also be configured to trigger an interrupt, see 27.3.5 Interrupts for details.

## 27.3.5 Interrupts

The APORTCONFLICT interrupt flag in the IDAC\_IF register indicates that a conflict has occurred when requesting a channel from the APORT. The APORTCONFLICT interrupt can be enabled by setting the APORTCONFLICT bit in IDAC\_IEN, or cleared by setting the APORTCONFLICT bit in IDAC\_IFC.

## 27.3.6 Minimizing Output Transition

If the internal output of the IDAC differs from the voltage at the output pin, enabling the output can cause an unwanted transition. To minimize this transition, it is possible to charge or discharge the internal output node before enabling the output to the pin. Setting MINOUTTRANS in IDAC\_CTRL when the IDAC is sourcing current connects the internal node to GND. Alternatively, setting MINOUTTRANS when the IDAC is sinking current connects the internal output node to VDD. Setting APORTOUTEN/MAINOUTEN when MINOUTTRANS is set will halt the charge/discharge until either APORTOUTEN/MAINOUTEN is cleared or MINOUTTRANS is cleared.

### 27.3.7 Duty Cycle Configuration

The references for the IDAC can be duty-cycled, meaning that it can source current at very low overhead current consumption at the cost of response time and accuracy. By default duty-cycling is enabled in EM2 and EM3 and disabled in EM0 and EM1. Setting EM2DUTYCYCLEDIS in IDAC\_DUTYCONFIG will disable duty cycling in EM2 and EM3. Note that sinking current can not be done with duty-cycled references so measures needs to be taken to always disable duty-cycling while sinking current.

## 27.3.8 Calibration

The IDAC can be calibrated to accurately compensate for process, supply voltage and temperature variations. During the production test, the middle step of each range is calibrated at room temperature. The TUNING bitfield in the IDAC\_CAL register can be used to do further calibration of each step with an external resistor connected to IDAC\_OUT. The calibrated tuning value for each band can be read from the Device Information (DI) page.

## 27.3.9 PRS Triggered Charge Injection

The amount of charge sourced or sunk by the IDAC can be controlled by the PRS (e.g., using a timer as producer) via the output switch. Figure 27.2 IDAC Charge Injection Example on page 942 shows a case where the IDAC is configured to periodically supply charge using the PRS. The amount of charge injected is proportional to the the period the IDAC is on. The total charge injected is the current multiplied by the time the output switch is enabled.

The PRS system is enabled by setting APORTOUTENPRS/MAINOUTENPRS in IDAC\_CTRL, and the PRS channel is selected by PRSSEL in IDAC\_CTRL. To generate the periodic control signal, the TIMER module can be used, by configuring for example a CC channel to compare match with a configurable level.




Figure 27.2. IDAC Charge Injection Example

### 27.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	IDAC_CTRL	RW	Control Register
0x004	IDAC_CURPROG	RW	Current Programming Register
0x00C	IDAC_DUTYCONFIG	RW	Duty Cycle Configuration Register
0x018	IDAC_STATUS	R	Status Register
0x020	IDAC_IF	R	Interrupt Flag Register
0x024	IDAC_IFS	W1	Interrupt Flag Set Register
0x028	IDAC_IFC	(R)W1	Interrupt Flag Clear Register
0x02C	IDAC_IEN	RW	Interrupt Enable Register
0x034	IDAC_APORTREQ	R	APORT Request Status Register
0x038	IDAC_APORTCONFLICT	R	APORT Request Status Register

# 27.5 Register Description

# 27.5.1 IDAC\_CTRL - Control Register

Offset														D	it Po	oiti	<b>.</b>																
	- 0 0	m 1		<b>(</b> 0	10										T	1			01				Т	T			Т	Ŧ	Т				
0x000	30 31	28	7	56	3	24	23	ç		7 8	ų	19	18	17	16	15	4	13	12	7	19	တ			<b>^</b>	9	2	7	1	3	7	_	0
Reset									000			0	0		0		0	0	0					0x00						0	0	0	0
Access									ΣŠ			ΣŠ	₹		₹		₹	₩	₹					₹						₽	ΣŠ	₹	₽
Name									PRSSEL			MAINOUTENPRS	MAINOUTEN		APORTOUTENPRS		APORTMASTERDIS	EM2DELAY	PWRSEL					APORTOUTSEL						APORTOUTEN	MINOUTTRANS	CURSINK	EN
Bit	Name				R	eset			,	Acce	SS	<b>S</b>	Des	crip	tior	1																	
31:24	Reserved					To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions																											
23:20	PRSSEL				0>	0x0 RW IDAC Output Enable PRS Channel Select																											
	Selects wh	ich PF	RS	cha	anr	annel to use to enable output.																											
	Value				M	ode						١	Des	crip	tion																		_
	0				PI	RSC	H0					Description PRS Channel 0 selected.															_						
	1				Pl	RSC	H1					PRS Channel 1 selected.																					
	2				Pl	RSC	H2				PRS Channel 2 selected.																						
	3				Pl	RSC	НЗ				PRS Channel 3 selected.																						
	4				Pl	RSC	H4				PRS Channel 4 selected.																						
	5				Pl	RSC	H5					ı	PRS	S Ch	ann	el 5	sele	ecte	d.														
	6				Pl	RSC	H6					ı	PRS	S Ch	ann	el 6	sele	ecte	d.														
	7				Pl	RSC	H7					ı	PRS	S Ch	ann	el 7	sele	ecte	d.														
	8				Pl	RSC	Н8					ı	PRS	S Ch	ann	el 8	sele	ecte	d.														
	9				Ы	RSC	H9					ı	PRS	S Ch	ann	el 9	sele	ecte	d.														
	10				Ы	RSC	H10	)				ı	PRS	S Ch	ann	el 1	0 se	lect	ed.														
	11				Pl	RSC	H11					l	PRS	S Ch	ann	el 1	1 se	lecte	ed.														_
19	MAINOUTI Enable PR			ol of	0 f ID	AC	Mair	n P		RW outp	ut				ntro	olled	d Ma	ain I	Pad	Out	put	En	abl	е									
	Value											ı	Des	crip	tion																		_
	0											- 1	Mair	n pa	d o	ıtpu	t en	able	cor	troll	ed b	oy II	DAC	I	MA	IN	דטכ	ΓEΝ	٧.				_
	1											ı	Mair	n pa	d oı	ıtpu	t en	able	cor	itroll	ed b	ру F	PRS	in	put	se	lect	ed	by	PR	RSS	EL.	_
18	MAINOUTI	EN			0				F	RW		(	Out	put	Ena	ble																	
	Set to enal	ole IDA	٩C	ma	ain	outp	ut to	o p	ad i	f MA	ΙN	IOU	TEN	NPF	RS is	not	set						_		_			_					

Bit	Name	Reset	Access	Description							
17	Reserved			with future devices, always write bits to 0. More information in 1.2 Conven-							
		tions		,							
16	APORTOUTENPRS	0	RW	PRS Controlled APORT Output Enable							
	Enable PRS Control	of the IDAC AP	ORT output	enable.							
	Value			Description							
	0			APORT output enable controlled by IDAC_APORTOUTEN.							
	1			APORT output enable controlled by PRS channel selected by PRSSEL.							
15	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
14	APORTMASTERDIS	S 0	RW	APORT Bus Master Disable							
	ted devices to monit the determination is	or the same AP expected to be for a selected to	ORT bus sir from anoth ous is ignore	bus selected by APORTOUTSEL. This bit allows multiple APORT connec- multaneously by allowing the IDAC to not master the selected bus. When 1, her peripheral, and the IDAC only passively looks at the bus. When 1, the ed (the bus is not), and will be whatever selection the external device mass.							
	Value			Description							
	0			Bus mastering enabled							
	1			Bus mastering disabled							
13	EM2DELAY	0	RW	EM2 Delay							
	Delays EM2 entry ur	ntil the IDAC out	tput is stable								
12	PWRSEL	0	RW	Power Select							
	Selects the power so	ource for the ID/	AC								
	Mode	Value		Description							
	ANA	0		VDDX_ANA							
	Ю	1		IOVDD							
11:4	APORTOUTSEL	0x00	RW	APORT Output Select							
	Select output mode.										
	APORT1XCH0	0x20		APORT1X Channel 0							
	APORT1YCH1	0x21		APORT1Y Channel 1							
	APORT1XCH2	0x22		APORT1X Channel 2							
	APORT1YCH3	0x23		APORT1Y Channel 3							
	APORT1XCH4	0x24		APORT1X Channel 4							
	APORT1YCH5	0x25		APORT1Y Channel 5							
	APORT1XCH30	0x3e		APORT1X Channel 30							
	APORT1YCH31	0x3f		APORT1Y Channel 31							

Bit	Name	Reset	Access	Description
3	APORTOUTEN	0	RW	APORT Output Enable
	Set to enable the IDA	AC output to APO	ORT if APO	RTOUTENPRS is not set.
2	MINOUTTRANS	0	RW	Minimum Output Transition Enable
	Set to enable minimu	ım output transit	ion mode fo	or the IDAC.
1	CURSINK	0	RW	Current Sink Enable
	Set to enable the IDA	AC as a current s	sink. By def	ault, the IDAC sources current.
0	EN	0	RW	Current DAC Enable
	Set to enable the IDA	AC.		

# 27.5.2 IDAC\_CURPROG - Current Programming Register

Offset														Bi	t Po	sitio	on														
0x004	30 30 30 23 24 25 27 27 27 27 27 27 27 27 27 27 27 27 27											15	4	13	12	7	10	စ	∞	7	9	2	4	က	2	_	0				
Reset		00X00 0X9B												2	OXO																
Access												2	<u>}</u>								Z N									Ž	 } Y
Name												=									STEPSEL									L	KANGESEL

Bit	Name	Reset	Access	Description							
31:24	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
23:16	TUNING	0x9B	RW	Tune the Current to Given Accuracy							
	In production test	. the middle step (1	l6) of each r	range is calibrated and can be read from the Device Information (DI) page.							
15:13	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
12:8	STEPSEL	0x00	RW	Current Step Size Select							
	Select the step wi	•		ach step depends on the RANGESEL setting. RANGESEL settings of 0, 1,							
	2, and 3 correspo	nd to step sizes of	o step sizes of 50 nA, 100 nA, 500 nA, and 2000 nA, respectively. See step details.  To ensure compatibility with future devices, always write bits to 0. More information in tions								
7:2	2, and 3 correspo	To ensure co	· · · · · · · · · · · · · · · · · · ·								
7:2		To ensure co	· · · · · · · · · · · · · · · · · · ·								
	Reserved	To ensure co tions	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
	Reserved RANGESEL	To ensure co tions	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
	Reserved  RANGESEL  Selects current ra	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-  Current Range Select							
	Reserved  RANGESEL Selects current ra	To ensure co tions 0x0 inge of the output.	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-  Current Range Select  Description							
	Reserved  RANGESEL Selects current ra  Value 0	To ensure contions  0x0  Inge of the output.  Mode  RANGE0	ompatibility v	Current Range Select  Description  Current range set to 0 - 1.6 uA.							

# 27.5.3 IDAC\_DUTYCONFIG - Duty Cycle Configuration Register

Offset	Bit Position	
0x00C	33 4 5 2 9 8 8 6 7 7 1 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 - 0
Reset		0
Access	s	RW
Name		EM2DUTYCYCLEDIS

Bit	Name	Reset	Access	Description						
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-						
1	EM2DUTYCYCLE- DIS	0	RW Duty Cycle Enable							
	Set to disable duty cyc	cycling in EM2.								
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions								

# 27.5.4 IDAC\_STATUS - Status Register

Offset		Bit Position																														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset											•			•			•		•	'				•			'				0	0
Access																															22	22
Name																															APORTCONFLICT	CURSTABLE

Bit	Name	Reset	Access	Description									
31:2	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
1	APORTCONFLICT	0	R	APORT Conflict Output									
	1 if any of the APORT	BUSes being r	equested b	by the IDAC are also being requested by another peripheral									
0	CURSTABLE	0	R	IDAC Output Current Stable									
	IDAC output current s	current stable, after enabling or current programming.											

# 27.5.5 IDAC\_IF - Interrupt Flag Register

Offset															Ві	it Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	∞	7	9	5	4	က	2	_	0
Reset			•		•		•		•		•		•	•	•	•				•			•	•			•	•	•		0	0
Access																															~	~
Name																															APORTCONFLICT	CURSTABLE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	APORTCONFLICT	0	R	APORT Conflict Interrupt Flag
	1 if any of the APORT	BUSes being r	equested b	by the IDAC are also being requested by another peripheral
0	CURSTABLE	0	R	Edge Triggered Interrupt Flag
	Indicates that the IDA	C output curren	t is stable.	

# 27.5.6 IDAC\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																															0	0
Access																															W1	M
Name																															APORTCONFLICT	CURSTABLE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	APORTCONFLICT	0	W1	Set APORTCONFLICT Interrupt Flag
	Write 1 to set the APC	ORTCONFLICT	interrupt fla	ag
0	CURSTABLE	0	W1	Set CURSTABLE Interrupt Flag
	Write 1 to set the CUF	RSTABLE interru	upt flag	

# 27.5.7 IDAC\_IFC - Interrupt Flag Clear Register

Offset	Bit Position		
0x028	3 4 7 2 9 8 8 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	2	- 0
Reset			0 0
Access			(R)W1
Name		1.9	APORTCONFLICT CURSTABLE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	APORTCONFLICT	0	(R)W1	Clear APORTCONFLICT Interrupt Flag
	Write 1 to clear the A rupt flags (This feature		•	flag. Reading returns the value of the IF and clears the corresponding interv in MSC.).
0	CURSTABLE	0	(R)W1	Clear CURSTABLE Interrupt Flag
	Write 1 to clear the C flags (This feature m		. •	Reading returns the value of the IF and clears the corresponding interrupt <i>I</i> /SC.).

# 27.5.8 IDAC\_IEN - Interrupt Enable Register

Offset															Bi	it Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																															0	0
Access																															₹	RW
Name																															APORTCONFLICT	CURSTABLE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	APORTCONFLICT	0	RW	APORTCONFLICT Interrupt Enable
	Enable/disable the AF	PORTCONFLICT	Γ interrupt	
0	CURSTABLE	0	RW	CURSTABLE Interrupt Enable
	Enable/disable the Cl	JRSTABLE inter	rupt	

# 27.5.9 IDAC\_APORTREQ - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset			'		'								•			'				'							'		0	0		
Access																													œ	œ		
Name																													APORT1YREQ	APORT1XREQ		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1Y is Requested
	Reports if the bus cor	nected to APOF	RT1Y is be	ing requested by the APORT
2	APORT1XREQ	0	R	1 If the APORT Bus Connected to APORT1X is Requested
	Reports if the bus cor	nected to APOF	RT1X is be	ing requested by the APORT
1:0	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-


# 27.5.10 IDAC\_APORTCONFLICT - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•	•	•			•	•	•	•		•		•	•	•	•		•		•	•	•		•	•	•	•	0	0		•
Access																													2	2		
Name																													APORT1YCONFLICT	APORT1XCONFLICT		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1Y is is	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is	also being requested by another peripheral
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 28. LESENSE - Low Energy Sensor Interface





#### **Quick Facts**

#### What?

LESENSE is a low energy sensor interface capable of autonomously collecting and processing data from multiple sensors even when in EM2. Flexible configuration makes LESENSE a versatile sensor interface compatible with a wide range of sensors and measurement schemes.

## Why?

Capability to autonomously monitor sensors allows the EFR32xG12 Wireless Gecko to reside in a low energy mode for long periods of time while keeping track of sensor status and sensor events.

#### How?

LESENSE is highly configurable and is capable of collecting data from a wide range of sensor types. Once the data is collected, the programmable state machine, LESENSE decoder, is capable of processing sensor data without CPU intervention. A large result buffer allows the chip to remain in EM2 for long periods of time while autonomously collecting data.

# 28.1 Introduction

LESENSE is a low energy sensor interface utilizing on-chip peripherals to perform measurement of a configurable set of sensors. The sensor measurements results can be processed by the LESENSE decoder, a configurable state machine with up to 32 states. The results can also be stored in a result buffer to be collected by the CPU or DMA for further processing.

LESENSE operates from EM0 down to EM2, and can wake up the CPU on configurable events.

#### 28.2 Features

- · Up to 16 sensors
- Autonomous sensor monitoring in EM0, EM1, and EM2
- · Highly configurable decoding of sensor results
- · Interrupt on sensor events
- · Configurable enable signals to external sensors
- · Circular buffer for storage of up to 16 sensor results
- · Multiple evaluation modes minimize the need for software interaction
- · Supports ADC0 sampling and evaluation
- · Support for multiple sensor types
  - · LC sensors
  - · Capacitive sensing
  - · General analog sensors

#### 28.3 Functional Description

The LESENSE module is capable of controlling on-chip peripherals in order to perform monitoring of different sensors with little or no CPU intervention. LESENSE uses the analog comparators (ACMP) or ADC0 for measurement of sensor signals. LESENSE can also control the VDAC to generate accurate reference voltages. Figure 28.1 LESENSE Block Diagram on page 951 shows an overview of the LESENSE module.

The LESENSE module consists of a sequencer, an evaluation block, a decoder, and a RAM block:

- The sequencer handles interaction with other peripherals and controls timing of sensor measurements. It also includes a counter that can be used to count pulses on the ACMP output.
- The evaluation block is used to process the data collected by the sequencer.
- To autonomously analyze sensor results, the LESENSE decoder provides the ability to define a finite state machine with up to 32 states, as well as define programmable actions upon state transitions. This allows the decoder to implement a wide range of decoding schemes, such as quadrature decoding.
- A RAM block is used for storage of configuration and measurement results. This allows LESENSE to have a relatively large result buffer enabling the chip to remain in a low energy mode for long periods of time while collecting sensor data.




Figure 28.1. LESENSE Block Diagram

### 28.3.1 Channel Configuration

LESENSE has 16 individually configurable channels, each with its own set of configuration registers. Channel configuration is split into three registers; CHx\_TIMING, CHx\_INTERACT, and CHx\_EVAL. Individual timing for each sensor is configured in CHx\_INTERACT, and configurations regarding evaluation of the measurements are done in CHx\_EVAL. For improved readability, CHx\_CONF will be used to refer to the channel configuration registers (CHx\_TIMING, CHx\_INTERACT, and CHx\_EVAL) throughout this chapter.

By default, the channel configuration registers are directly mapped to the channel number. Configuring SCANCONF in CTRL makes it possible to alter this mapping.

Configuring SCANCONF to INVMAP will make channels 0-7 use the channel configuration registers for channels 8-15, and vice versa. This feature allows an application to quickly and easily switch the configuration set for the channels.

Setting SCANCONF to TOGGLE will make channel x alternate between using  $CH_{X-CONF}$  and  $CH_{X+8}$ \_CONF. The configuration used is decided by the state of the corresponding bit in SCANRES. For instance, if channel 3 is performing a scan and bit 3 in SCANRES is set,  $CH_{11}$ \_CONF will be used. Channels 8 through 15 will toggle between  $CH_{X-CONF}$  and  $CH_{X-8}$ \_CONF. This mode provides an easy way to implement hysteresis on channel events, as threshold values can be changed depending on the sensor status.

Setting SCANCONF to DECDEF will make the state of the decoder define which scan configuration to be used. If the decoder state is at index 16 or higher, channel x will use  $CH_{X+8}$ \_CONF, otherwise it will use  $CH_{X}$ \_CONF. Similarly, channels 8 through 15 will use  $CH_{X}$ \_CONF when the decoder state index is less than 8 and  $CH_{X-8}$ \_CONF when the decoder state index is higher than 7. Allowing the decoder state to define which configuration to use enables easy implementation of hysteresis, for example, as different threshold values can be used for the same channel depending on the state of the application. Table 28.1 LESENSE Scan Configuration Selection on page 952 summarizes how channel configuration is selected for different settings of SCANCONF.

**SCANCONF LESENSE TOGGLE DECDEF** channel x DIRMAP INVMAP SCANRES[n] = 0SCANRES[n] = 1DECSTATE < 16 DECSTATE >= 16  $0 \le x \le 8$ CH<sub>x</sub>\_CONF CH<sub>x+8</sub>\_CONF CH<sub>x</sub>\_CONF CH<sub>x+8</sub>\_CONF CH<sub>x</sub>\_CONF CH<sub>x+8</sub>\_CONF  $8 \le x \le 16$ CH<sub>x</sub> CONF CH<sub>x-8</sub>\_CONF CH<sub>x</sub> CONF CH<sub>x-8</sub>\_CONF CH<sub>x</sub> CONF CH<sub>x-8</sub>\_CONF

Table 28.1. LESENSE Scan Configuration Selection

Channels are enabled in the CHEN register, where bit x enables channel x. During a scan, all enabled channels are measured, starting with the lowest indexed channel. Figure 28.3 Scan Sequence on page 953 illustrates a scan sequence with channels 3, 5, and 9 enabled.

#### 28.3.2 Scan Sequence

LESENSE runs on LFACLK<sub>LESENSE</sub>, which is a prescaled version of LFACLK. The prescaling factor for LFACLK<sub>LESENSE</sub> is selected in the CMU, available prescaling factors are:

- DIV1: LFACLK<sub>LESENSE</sub> = LFACLK/1
- DIV2: LFACLK<sub>LESENSE</sub> = LFACLK/2
- DIV4: LFACLK<sub>LESENSE</sub> = LFACLK/4
- DIV8: LFACLK<sub>I ESENSE</sub> = LFACLK/8

All enabled channels are scanned each scan period. How a new scan is started is configured in the SCANMODE bit field in CTRL. If set to PERIODIC, the scan frequency is generated using a counter which is clocked by LFACLK<sub>LESENSE</sub>. This counter has its own prescaler. This prescaling factor is configured in PCPRESC in TIMCTRL. A new scan sequence is started each time the counter reaches the top value, PCTOP. The scan frequency is calculated using Figure 28.2 Scan Frequency on page 953. If SCANMODE is set to ONE-SHOT, a single scan will be made when START in CMD is set. To start a new scan on a PRS event, set SCANMODE to PRS and configure PRS channel in PRSSEL. The PRS start signal needs to be active for at least one LFACLK<sub>LESENSE</sub> cycle to make sure LE-SENSE is able to register it.

Figure 28.2. Scan Frequency

It is possible to interleave additional sensor measurements in between the periodic scans. Issuing a start command when LESENSE is idle will immediately start a new scan, without disrupting the frequency of the periodic scans. If the period counter overflows during the interleaved scan, the periodically scheduled scan will start immediately after the interleaved scan completes.




Figure 28.3. Scan Sequence

### 28.3.3 Sensor Timing

For each channel in the scan sequence, the LESENSE interface goes through three phases: idle, excite, and measure. The durations of the excite and measure phases are configured in the CHx\_TIMING registers. The excite phase duration can be configured to be either a number of AUXHFRCO cycles or a number of LFACLK<sub>LESENSE</sub> cycles, depending on which one is selected by the EXCLK bit in the CHx\_INTERACT register. LESENSE includes two timers: A low frequency timer, running on LFACLK<sub>LESENSE</sub>, and a high frequency timer, running on AUXHFRCO. The low frequency or high frequency timers can be prescaled by configuring LFPRESC or AUXPRESC, respectively, in the TIMCTRL register. The duration of the measure phase is programmed via MEASUREDLY and SAMPLEDLY in the CHx\_TIMING registers. The output of the ACMP will be ignored for MEASUREDLY EXCLK cycles after start of the sensor measurement. Sampling of the sensor will happen after SAMPLEDLY LFACLK<sub>LESENSE</sub>, or AUXHFRCO cycles, depending on the configuration of the SAMPLECLK in the CHx\_INTERACT register. The configurable measure- and sample delays enables LESENSE to easily define exact time windows for sensor measurements. A start delay can be inserted before sensor measurement begin by configuring STARTDLY in TIMCTRL. This delay can be used to ensure that the VDAC conversion is done and voltages have stabilized before the sensor measurement begins. The AUXHFRCO startup can be delayed until the system enters the excite phase, by configuring AUX-STARTUP in TIMCTRL to ONDEMAND. This will reduce the time the AUXHFRCO is enabled and reduce power consumption, with the tradeoff that that the starting point for high frequency timing will also be delayed the same amount as the AUXHFRCO startup time.

Figure 28.4 Timing Diagram, AUXHFRCO Based Timing on page 954 depicts a sensor sequence with AUXHFRCO based timing (EXTIME=5, MEASUREDLY=7, SAMPLEDLY=13), while Figure 28.5 Timing Diagram, LFACLK Based Timing on page 955 depicts a sequence with LFACLK<sub>LESENSE</sub> based timing (EXTIME=1, MEASUREDLY=1, SAMPLEDLY=2).




Figure 28.4. Timing Diagram, AUXHFRCO Based Timing




Figure 28.5. Timing Diagram, LFACLK Based Timing

#### 28.3.4 Sensor Interaction

Many sensor types require some type of excitation in order to work. The LESENSE module can generate a variety of sensor stimuli, both on the same pin as the measurement is to be made on, as well as alternative pins.

By default, excitation is performed on the pin associated with the channel (i.e., excitation and sensor measurement is performed on the same pin). The mode of the pin during the excitation phase is configured by the EXMODE bitfield in CHx\_INTERACT. The available modes during the excite phase are:

- · DISABLED: The pin is disabled.
- · HIGH: The pin is driven high.
- · LOW: The pin is driven low.
- · DACOUT: The pin is connected to the output of a VDAC channel.

#### Note:

Excitation with VDAC output is only available on some channels. Refer to 28.3.9 VDAC Interface for details.

If the VDAC is in opamp-mode, setting EXMODE to DACOUT will result in excitation with output from the opamp.

LESENSE is able to perform sensor excitation on a pin other than the one being measured. When ALTEX in CHx\_INTERACT is set, the excitation will occur on the alternative excite pin associated with the given channel. By default, the alternative excite pins are mapped to the LES\_ALTEX pins, but they can also be mapped to LESENSE  $CH_{X+8 \mod 16}$ . Mapping of the alternative excite pins is configured in ALTEXMAP in the CTRL register. Table 28.2 LESENSE Excitation Pin Mapping on page 956 summarizes the mapping of excitation pins for different configurations.

**Table 28.2. LESENSE Excitation Pin Mapping** 

LEOFNOE about	ALTEX = 0	ALTEX = 1		
LESENSE channel		ALTEXMAP = CH	ALTEXMAP = ALTEX	
0	LES_CH0	LES_CH8	LES_ALTEX0	
1	LES_CH1	LES_CH9	LES_ALTEX1	
2	LES_CH2	LES_CH10	LES_ALTEX2	
3	LES_CH3	LES_CH11	LES_ALTEX3	
4	LES_CH4	LES_CH12	LES_ALTEX4	
5	LES_CH5	LES_CH13	LES_ALTEX5	
6	LES_CH6	LES_CH14	LES_ALTEX6	
7	LES_CH7	LES_CH15	LES_ALTEX7	
8	LES_CH8	LES_CH0	LES_ALTEX0	
9	LES_CH9	LES_CH1	LES_ALTEX1	
10	LES_CH10	LES_CH2	LES_ALTEX2	
11	LES_CH11	LES_CH3	LES_ALTEX3	
12	LES_CH12	LES_CH4	LES_ALTEX4	
13	LES_CH13	LES_CH5	LES_ALTEX5	
14	LES_CH14	LES_CH6	LES_ALTEX6	
15	LES_CH15	LES_CH7	LES_ALTEX7	

Figure 28.6 Pin Sequencing on page 957 illustrates the sequencing of the pin associated with the active channel and its alternative excite pin.




Figure 28.6. Pin Sequencing

The LES\_ALTEXn pins have the ability to excite regardless of what channel is active. Setting AEXn in ALTEXCONF will make LES\_ALTEXn excite for all channels using alternative excitation (i.e., ALTEX in CHx INTERACT is set).

#### Note:

When exciting on the pin associated with the active channel, the pin will go through a tri-stated phase before returning to the idle configuration. This will not happen on pins used as alternative excitation pins.

The pin configuration for the idle phase can be configured individually for each LESENSE channel and alternative excite pin in the IDLECONF and ALTEXCONF registers. The modes available are the same as the modes available in the excitation phase. In the measure phase, the pin mode on the active channel is always disabled (analog input).

To allow the LESENSE mode to control a GPIO pin, the pin must be enabled in the ROUTEPEN register and configured as push-pull. The IDLECONF configuration should not be altered while the pin enable for a given pin is set in ROUTEPEN.

#### 28.3.5 Sensor Sampling

During the measurement phase, LESENSE can sample data from sensors using either ADC0 or an ACMP. This is configured in CHx\_INTERACT\_SAMPLE. If the ACMP is used, LESENSE can evaluate the ACMP output at a single point in time (CHx\_INTERACT\_SAMPLE = ACMPCOUNT) for a programmable period of time.

LESENSE includes the ability to sample both analog comparators simultaneously, effectively cutting the time spent on sensor interaction in some applications in half. Setting DUALSAMPLE in CTRL enables this mode. In dual sample mode, channels X and X+8 are paired, meaning they will be sampled at the same time. DUALSAMPLE mode only works when CHx\_INTERACT\_SAMPLE is set to ACMP.

If ADC0 is used, LESENSE will initiate ADC conversions and fetch the ADC data for further evaluation. If the ADC is configured in differential mode, CHx\_INTERACT\_SAMPLE must be set to ADCDIFF. In this mode, the output from the ADC and the threshold used for comparison are given in two's complement notation.

See sections28.3.12 ADC Interface and 28.3.10 ACMP Interface for more details on the LESENSE interface to the ADC and ACMPs. The sampled data from ADC or ACMP will be referred to as sensor data in the remainder of this manual.

#### 28.3.6 Sensor Evaluation

When a measurement phase is completed, the sensor data is evaluated by the evaluation block. If the sensor data is taken from ACMP sample in a single point in time (CHx\_INTERACT\_SAMPLE = ACMP), the evaluation is limited to determining if the sensor data is 0 or 1. For the other sample modes, there are three ways to do sensor evaluation; threshold comparison, sliding window, or step detection. Evaluation mode is configured in CHx\_EVAL\_MODE.

If the evaluation of sensor data evaluates to true, the corresponding bit in the result register (SCANRES) is set. By configuring SETIF in CHx\_INTERACT, interrupt flags can also be set on SCANRES events. Figure 28.7 Scan Result and Interrupt Generation on page 958 illustrates how the sensor data or ACMP sample is used for evaluation and interrupt generation.

#### Note:

For initialization purposes, SCANRES can be written by software. SCANRES should not be written while LESENSE is running (i.e., the RUNNING bit in LESENSE STATUS is high).




Figure 28.7. Scan Result and Interrupt Generation

The results from sensor data evaluation can be fed into the decoder through the SENSORSTATE register. In DUALSAMPLE mode, results from both the sampled ACMPs will be stored in both SCANRES and SENSORSTATE.

## 28.3.6.1 Threshold Comparison

In threshold comparison mode, the sensor data is compared to a threshold configured in CHx\_EVAL\_COMPTHRES. There are two modes of threshold comparison: 'less than' and 'greater than or equal'. Threshold comparison mode is configured in CHx\_EVAL\_COMP.

### 28.3.6.2 Sliding Window

In sliding window mode, the sensor data is compared against the upper and lower limits of a window range. The window is defined by a base, given by CHx\_EVAL\_COMPTHRES, and a size configured in EVALCTRL\_WINSIZE. The window size is constant and the same for all LESENSE channels, while the base is specific to each channel and will be updated by LESENSE when the sensor data is outside the current window range. If the sensor data is within the window range, the sensor evaluation will remain the same as it was for the previous measurement. If the sensor data is below the window range, the measurement will be evaluated to false. If the sensor data is above the window range, the measurement will be evaluated to true. In both cases, the window base in CHx\_EVAL\_COMPTHRES will be updated to reflect the new window range. Figure 28.8 Sliding Window on page 959 shows how the sliding window evaluation mode can be used to implement a system with two self calibrating thresholds.




Figure 28.8. Sliding Window

### 28.3.6.3 Step Detection

Step detection is used to detect steps in the sensor data compared to sensor data from the previous measurement. The size of the step is configured in EVALCTRL\_WINSIZE. In this mode, step up and step down are evaluated as described in Figure 28.9 Step Detection on page 959:

STEP\_UP = SENSORDATA; >= SENSORDATA;-1 + EVALCTRL\_WINSIZE STEP\_DOWN = SENSORDATA; < SENSORDATA;-1 - EVALCTRL\_WINSIZE

# Figure 28.9. Step Detection

If either a step up or a step down is detected, the SCANRES bit for the active channel will be set. In addition, the STEPDIR bit for the channel will be updated to indicate if a step up or a step down was detected. STEPDIR = 1 indicates a step up. In this mode, previous sensor data is stored in CHx\_EVAL\_COMPTHRES.

#### 28.3.7 Decoder

Many applications, such as quadrature decoding, require some sort of processing of the sensor readings. In quadrature decoding, the sensors repeatedly pass through a set of states which correspond to the position of the sensors. This sequence, and many other decoding schemes, can be described as a finite state machine. To support this type of decoding without CPU intervention, the LESENSE module includes a highly configurable decoder capable of decoding input from up to four sensors. The decoder is implemented as a programmable state machine with up to 32 states. When doing a sensor scan, the results from the sensors are placed in the decoder input register, SENSORSTATE, if DECODE in CHx\_INTERACT is set. The resulting position after a scan is illustrated in Figure 28.10 Sensor Scan and Decode Sequence on page 960, where the bottom blocks show how the SENSORSTATE register is filled. If step detection is enabled, the step direction is placed in SENSORSTATE in the position after the sensor result. When the scan sequence is complete, the decoder evaluates the state of the sensors chosen for decoding, as depicted in Figure 28.10 Sensor Scan and Decode Sequence on page 960.




Figure 28.10. Sensor Scan and Decode Sequence

Upon a state transition, LESENSE can generate a pulse on one or more of the decoder PRS channels. Which PRS channel to generate a pulse on is configured in the PRSACT bit field. If PRSCNT in DECCTRL is set, count signals will be generated on decoder PRS channels 0 and 1 according to the PRSACT configuration. In this mode, channel 0 will pulse each time a count event occurs, while channel 1 indicates the count direction (1 being up and 0 being down). The count direction will be kept at its previous state in between count events. The EFR32xG12 Wireless Gecko pulse counter may be used to keep track of events based on these PRS outputs.

If SETIF is set, the DECODER interrupt flag will be set when the transition occurs. If INTMAP in DECCTRL and SETIF is set, a transition from state x or x+16 will set the CHx interrupt flag in addition to the DECODER flag.

Setting CHAIN in STx\_TCONFA enables the decoder to evaluate more than two possible transitions for each state. If none of the transitions defined in STx\_TCONFA or STx\_TCONFB match, the decoder will jump to the next descriptor pair and evaluate the transitions defined there. The decoder uses two LFACLK<sub>LESENSE</sub> cycles for each descriptor pair to be evaluated. If ERRCHK in CTRL is set, the decoder will check that the sensor state has not changed if none of the defined transitions match. The DECERR interrupt flag will be set if none of the transitions match and the sensor state has changed. Figure 28.11 Decoder State Transition Evaluation on page 961 illustrates state transitions. The "Generate PRS signals and set interrupt flag" blocks will perform actions according to the configuration in STx TCONFA and STx TCONFB.

#### Note:

If only one transition from a state is used, STx TCONFA and STx TCONFB should be configured equally.




Figure 28.11. Decoder State Transition Evaluation

The DECODER has a PRS output named DECCMP. This output can be used to indicate which state, or subset of states, the decoder is currently in. This PRS output is enabled by setting DECCMPEN in PRSCTRL, and configured through DECCMPMASK and DECCMPV-AL in PRSCTRL. The value of this PRS output is given by Figure 28.12 DECCMP PRS Output on page 962,

PRS\_DECCMP = (DECSTATE & ~DECCMPMASK) == (DECCMPVAL & ~DECCMPMASK)

### Figure 28.12. DECCMP PRS Output

To prevent unnecessary interrupt requests or PRS outputs when the decoder toggles back and forth between two states, a hysteresis option is available. The hysteresis function is triggered if a type A transition is preceded by a type B transition, and vice versa. A type A transition is defined in STx\_TCONFA, and a type B transition is defined in STx\_TCONFB. When descriptor chaining is used, a jump to another descriptor will cancel out the hysteresis effect. Figure 28.13 Decoder Hysteresis on page 962 illustrates how the hysteresis triggers upon state transitions.




Figure 28.13. Decoder Hysteresis

- When HYSTPRSx is set, PRS signal x is suppressed when the hysteresis triggers.
- · When HYSTIRQ is set, interrupt requests are suppressed when the hysteresis triggers.

# Note:

The decoder error interrupt flag, DECERR, is not affected by the hysteresis.

#### 28.3.8 Measurement Results

Part of the LESENSE RAM is treated as a circular buffer for storage of up to 16 sensor measurements results. Each time LESENSE writes data to the result buffer, the result write pointer (PTR\_WR) is incremented. Each time a new result is read through the BUFDATA register, the result read pointer (PTR\_RD) is incremented. The read pointer will not be incremented if there is no valid, unread data in the result buffer. By default LESENSE will not write additional data to a full result buffer until the data is read by software or DMA. Setting BUFOW in CTRL enables LESENSE to write to the result buffer even if it is full. In this mode, the result read pointer will follow the write pointer if the buffer is full. The result of this is that data read from the result read register (BUFDATA) will be the oldest unread result. The location pointers are available in PTR.

The result buffer has three flags in the STATUS register: BUFDATAV, BUFHALFFULL, and BUFFULL. The flags indicate when new data is available, when the buffer is half full, and when it is full, respectively.

The result buffer also has three interrupt flags in the IR register: BUFDATAV, BUFLEVEL, and BUFOF. BUFDATAV is set when data is available in the buffer. BUFLEVEL is set when the buffer is either full or half-full, depending on the configuration of BUFIDL in CTRL. BUFOF is set if the result buffer overflows.

During a scan, the state of each sensor is stored in SCANRES. If a sensor triggers, a 1 is stored in SCANRES, else a 0 is stored in SCANRES. Whether or not a sensor is said to be triggered depends of the configuration for the given channel. See 28.3.6 Sensor Evaluation for details. If STRSAMPLE in CHx\_EVAL is set, the sensor data for each channel will be stored in the LESENSE result buffer. If STRSCANRES in CTRL is set, the result vector, SCANRES, will also be stored in the result buffer. This will be stored after each scan and will be interleaved with the counter values. The contents of the result buffer can be read from BUFDATA or from BUF[x]\_DATA. When reading from BUF[x]\_DATA, neither the result read pointer or the status flags BUFDATAV, BUFHALFFULL, or BUFFULL will be updated. When reading through the BUFDATA register, the oldest unread result will be read.




Figure 28.14. Circular Result Buffer

Figure 28.14 Circular Result Buffer on page 963 illustrates how the result buffer would be filled when channels 3,5, and 9 are enabled and have STRSAMPLE in CHx\_EVAL set, in addition to STRSCANRES in CTRL. The measurement result from the three channels will be sequentially written during the scan, while SCANRES is written to the result buffer upon scan completion.

#### 28.3.9 VDAC Interface

LESENSE is able to drive the VDAC for generation of accurate reference voltages. This is enabled by setting DACCHxEN in PERCTRL. The refresh rate of the VDAC channels can be configured in DACCONVTRIG in PERCTRL. If DACCONVTRIG is set to CHANNELSTART, the VDAC channels are refreshed prior to each sensor measurement, as depicted in Figure 28.4 Timing Diagram, AUXHFRCO Based Timing on page 954. If DACCONVTRIG is set to SCANSTART, the VDAC channels are refreshed prior to each scan. The conversion data is either taken from the data registers in the EFR32xG12 Wireless Gecko VDAC interface (VDAC0\_CH0DATA and VDAC0\_CH1DATA) or from the THRES bitfield in the CHx\_INTERACT register for the active LESENSE channel. VDAC data used is configured in DACCHxDATA in PERCTRL.

Bias configuration, calibration and reference selection is done in the EFR32xG12 Wireless Gecko VDAC module and LESENSE will not override these configurations.

LESENSE has the possibility to control switches that connect the VDAC alternate outputs. This allows LESENSE to excite sensors with output from the VDAC channels, this is done by setting CHx\_INTERACT\_EXMODE to DACOUT. The LESENSE channels can also be connected to the VDAC output when the given channel is idle, this is done by setting IDLECONF\_CHx to DAC.

**Note:** Only LESENSE channels 4, 5, 7, 10, 12, 13 have the possibility to excite using the VDAC alternate outputs, or connect to the VDAC alternate outputs during the idle phase.

The VDAC may be chosen as reference to the analog comparators for accurate reference generation. If the VDAC is configured in continuous mode this does not require any external components. If sample/off mode is used, an external capacitor is needed to maintain the voltage between samples. To configure the VDAC to use this external capacitor, connect the capacitor to the VDAC pin for the given channel and set SHORT in VDAC\_OPAx\_OUT.

#### Note:

The VDAC mode should not be altered while DACACTIVE in STATUS is set

#### 28.3.10 ACMP Interface

The analog comparators (ACMPs) are used to measure the sensors, and have to be configured according to the application in order for LESENSE to work properly. Depending on the configuration in the ACMP0MODE and ACMP1MODE bit-fields in PERCTRL, LESENSE will take control of the positive input mux and the voltage dividers (DIVVA, DIVVB) for ACMP0 and ACMP1. The remaining configuration of the analog comparators is done in the ACMP register interface.

If ACMPxMODE in PERCTRL is set to MUX, LESENSE will take control of the positive input mux of the ACMP, through the external override interface, described in the ACMP chapter (see 25.3.12 External Override Interface). The offset given by LESENSE, EXT\_OFFSET, depends on whether one or two ACMPs are controlled by LESENSE. If only one ACMP is used, EXT\_OFFSET will have the same value as the active channel. If both ACMP0 and ACMP1 are used, LESENSE channel 0-7 will use ACMP0 with EXT\_OFFSET\_0-7, and LESENSE channel 8-15 will use ACMP1 with EXT\_OFFSET\_0-7.

If ACMPxMODE in PERCTRL is set to MUXTHRES, LESENSE will also take control of the voltage dividers in the ACMP, DIVVA and DIVVB. The thresholds used are individual to each channel and is configured using the 6 LSBs of CHx\_INTERACT\_THRES. By default, ACMP\_HYSTERESIS0\_DIVVX and ACMP\_HYSTERESIS1\_DIVVX will be given the same value, the 6 LSBs of CHx\_INTERACT\_THRES. To allow different values for ACMP\_HYSTERESIS0\_DIVVX and ACMP\_HYSTERESIS1\_DIVVX, ACMPxHYSTEN in PERCTRL needs to be set. This allows the hysteresis feature in the ACMP to be utilized. ACMP\_HYSTERESIS0\_DIVVX will get the value programmed in CHx\_INTERACT\_THRES[5:0], while ACMP\_HYSTERESIS1\_DIVVX will get the value programmed in CHx\_INTERACT\_THRES[11:6].

## 28.3.11 ACMP and VDAC Duty Cycling

By default, the analog comparators and the VDAC are shut down between LESENSE scans to save energy. If this is not desired, WAR-MUPMODE in PERCTRL can be configured to prevent them from being shut down.

Both the VDAC and analog comparators rely on a bias module for correct operation. This bias module has a low power mode which consumes less energy at the cost of reduced accuracy. BIASMODE in BIASCTRL configures how the bias module is controlled by LESENSE. When set to DUTYCYCLE, LESENSE will set the bias module in high accuracy mode whenever LESENSE is active, and keep it in the low power mode otherwise. When BIASMODE is set to HIGHACC, the high accuracy mode is always selected. When set to DONTTOUCH, LESENSE will not control the bias module.

#### 28.3.12 ADC Interface

The LESENSE module can be configured to trigger conversions on ADC0 and use data from ADC0 to evaluate sensor status. In order to do this, the scan mode of the ADC has to be configured. When the sample delay configured in CHx\_TIMING\_SAMPLEDLY has expired, LESENSE will initiate an ADC sample. The active LESENSE channel determines which ADC0 channel to be sampled, where LESENSE channel X corresponds to ADC0 scan channel X.

### 28.3.13 DMA Requests

LESENSE issues a DMA request when the result buffer is either full or half full, depending on the configuration of BUFIDL in CTRL. The request is cleared when the buffer level drops below the threshold defined in BUFIDL. A single DMA request is also set whenever there is unread data in the buffer. DMAWU in CTRL configures at which buffer level LESENSE should wake-up the DMA when in EM2.

#### Note:

The DMA controller should always fetch data from the BUFDATA register.

#### 28.3.14 PRS Output

LESENSE is an asynchronous PRS producer and has twenty PRS outputs. The decoder has four outputs and in addition, all bits in the SCANRES register are available as PRS outputs. For further information on the decoder PRS output, refer to 28.3.7 Decoder.

### 28.3.15 RAM

LESENSE includes a RAM block used for storage of configuration and results. Registers mapped to the RAM include: STx\_TCONFA, STx\_TCONFB, BUFx\_DATA, BUFDATA, CHx\_TIMING, CHx\_INTERACT, and CHx\_EVAL. These registers have unknown value out of reset and have to be initialized before use.

#### Note:

Read-modify-write operations on uninitialized RAM register produces undefined values.

#### 28.3.16 Application Examples

### 28.3.16.1 Capacitive Sense

Figure 28.15 Capacitive Sense Setup on page 966 illustrates how the EFR32xG12 Wireless Gecko can be configured to monitor four capacitive buttons.




Figure 28.15. Capacitive Sense Setup


The following steps show how to configure LESENSE to scan through the four buttons 100 times per second, issuing an interrupt if one of them is pressed.

- 1. Assuming LFACLK<sub>LESENSE</sub> is 32 kHz, set PCPRESC to 3 and PCTOP to 39 in CTRL. This will set the LESENSE scan frequency to 100 Hz
- 2. Enable channels 0 through 3 in CHEN and set IDLECONF for these channels to DISABLED. In capacitive sense mode, the GPIO should always be disabled (i.e., analog input).
- 3. Configure the ACMP to operate in CAPSENSE mode (refer to the ACMP chapter for more details).
- 4. Configure the following bit fields in CHx CONF, for channels 0 through 3:
  - a. Set EXTIME to 0. No excitation is needed in this mode.
  - b. Set SAMPLE to ACMPCOUNT and COMP to LESS. This makes LESENSE interpret a sensor as active if the frequency on a channel drops below the threshold (i.e., the button is pressed).
  - c. Set SAMPLEDLY to an appropriate value each sensor will be measured for SAMPLEDLY/F<sub>LFACLK\_LESENSE</sub> seconds. MEAS-UREDLY should be set to 0
- 5. Set CTRTHRESHOLD to an appropriate value. An interrupt will be issued if the counter value for a sensor is below this threshold after the measurement phase.
- 6. Enable interrupts on channels 0 through 3.
- 7. Start scan sequence by writing a 1 to START in CMD.

In a capacitive sense application, it might be required to calibrate the threshold values on a periodic basis, for example to compensate for humidity and other physical variations. LESENSE is able to store up to 16 counter values from a configurable number of channels, making it possible to collect sample data while in EM2. When calibration is to be performed, the CPU only has to be woken up for a short period of time as the data to be processed already lies in the result registers. To enable storing of the count value for a channel, set STRSAMPLE in the CHx\_INTERACT register.

#### 28.3.16.2 LC Sensor

Figure 28.16 LC Sensor Setup on page 967 below illustrates how the EFR32xG12 Wireless Gecko can be set up to monitor four LC sensors.






Figure 28.16. LC Sensor Setup

LESENSE can be used to excite and measure the damping factor in LC sensor oscillations. To measure the damping factor, the ACMP can be used to generate a high output each time the sensor voltage exceeds a certain level. These pulses are counted using an asynchronous counter and compared with the threshold in COMPTHRES in the CHx\_EVAL register. If the number of pulses exceeds the threshold level, the sensor is said to be active, otherwise it is inactive. Figure 28.17 LC Sensor Oscillations on page 967 illustrates how the output pulses from the ACMP correspond to damping of the oscillations. The results from sensor evaluation can automatically be fed into the decoder in order to keep track of rotations.




Figure 28.17. LC Sensor Oscillations

The following steps show how to configure LESENSE to scan through the four LC sensors 100 times per second.

- 1. Assuming LFACLK<sub>LESENSE</sub> is 32kHz, set PCPRESC to 3 and PCTOP to 39 in CTRL. This will set the LESENSE scan frequency to 100Hz.
- 2. Enable the VDAC and configure it to produce a voltage of Vdd/2.

- 3. Enable channels 0 through 3 in CHEN. Set IDLECONF for the active channels to DACOUT. The channel pins should be connected to the VDAC output (effectively shorting the LC sensor) in the idle phase to damp the oscillations.
- 4. Configure the ACMP to use scaled Vdd as negative input, refer to ACMP chapter for details.
- 5. Enable and configure PCNT and asynchronous PRS.
- 6. Configure the GPIOs used as PUSHPULL.
- 7. Configure the following bit fields in CHx CONF, for channels 0 through 3:
  - a. Set EXCLK to AUXHFRCO. AUXHFRCO is needed to achieve short excitation time.
  - b. Set EXTIME to an appropriate value. Excitation will last for EXTIME/F<sub>AUXHFRCO</sub> seconds.
  - c. Set EXMODE to HIGH. The LC sensors are excited by pulling the excitation pin high.
  - d. Set SAMPLE to ACMPCOUNT and COMP to LESS. Status of each sensor is evaluated based on the number of pulses generated by the ACMP. If they are less than the threshold value, the sensor is said to be active.
  - e. Set SAMPLEDLY to an appropriate value, each sensor will be measured for SAMPLEDLY/F<sub>LFACLK</sub> LESENSE seconds.
- 8. Set CTRTHRESHOLD to an appropriate value. If the sensor is active, the counter value after the measurement phase should be less than the threshold. If it is inactive, the counter value should be greater than the threshold.
- 9. Start scan sequence by writing a 1 to START in CMD.

#### Note:

Exciting the LC sensor by pulling the excitation pin high allows the ESD protection in the pads to clamp any voltage swings below the ground voltage, giving a consistent starting point for the oscillations.

#### 28.3.16.3 LESENSE Decoder 1

The example below illustrates how the LESENSE module can be used for decoding using three sensors




Figure 28.18. FSM Example 1

Figure 28.18 FSM Example 1 on page 969, configure the following LESENSE registers:

- 1. Configure the channels to be used, be sure to set DECODE in CHx\_EVAL.
- 2. Set PRSCNT to enable generation of count waveforms on PRS. Also configure a PCNT to listen to the PRS channels and count accordingly.
- 3. Configure the following in STx\_TCONFA and STx\_TCONFB:
  - a. Set MASK = 0b1000 in STx\_TCONFA and STx\_TCONFB for all used states. This enables three sensors to be evaluated by the decoder.
  - b. Configure the remaining bit fields in STx\_TCONFA and STx\_TCONFB as described in Table 28.3 LESENSE Decoder Configuration for FSM Example 1 on page 969.
- 4. To initialize the decoder, run one scan, and read the present sensor status from SENSORSTATE. Then write the index of this state to DECSTATE.
- 5. Write to START in CMD to start scanning of sensors and decoding.

Table 28.3. LESENSE Decoder Configuration for FSM Example 1

Register	TCONFA_ NEXTSTATE	TCONFA_COMP	TCONFA_ PRSACT	TCONFB_ NEXTSTATE	TCONFB_COMP	TCONFB_ PRSACT
ST0	1	0b001	UP	7	0b100	DOWN
ST1	2	0b011	UP	0	0b000	DOWN
ST2	3	0b010	UP	1	0b001	DOWN
ST3	4	0b110	UP	2	0b011	DOWN
ST4	5	0b111	UP	3	0b010	DOWN
ST5	6	0b101	UP	4	0b110	DOWN
ST6	7	0b100	UP	5	0b111	DOWN
ST7	0	0b000	UP	6	0b101	DOWN

### 28.3.16.4 LESENSE Decoder 2

The example below illustrates how the LESENSE decoder can be used to implement the state machine seen in Figure 28.19 FSM Example 2 on page 970.




Figure 28.19. FSM Example 2

- 1. Configure STx\_TCONFA and STx\_TCONFB as described in Table 28.4 LESENSE Decoder Configuration for FSM Example 2 on page 970.
- 2. To initialize the decoder, run one scan, and read the present sensor status from SENSORSTATE. Then write the index of this state to DECSTATE.
- 3. Write to START in CMD to start scanning of sensors and decoding.

Table 28.4. LESENSE Decoder Configuration for FSM Example 2

Register	NEXTSTATE	СОМР	MASK	CHAIN
ST0_TCONFA	8	0b1000	0b0111	1
ST0_TCONFB	2	0b0001	0b1000	-
ST1_TCONFA	6	0b0010	0b1000	0
ST1_TCONFB	6	0b0010	0b1000	-
ST2_TCONFA	8	0b1000	0b0111	1
ST2_TCONFB	4	0b0011	0b1000	-
ST3_TCONFA	0	0b0000	0b1000	0
ST3_TCONFB	0	0b0000	0b1000	-
ST4_TCONFA	8	0b1000	0b0111	1
ST4_TCONFB	6	0b0010	0b1000	-
ST5_TCONFA	2	0b0001	0b1000	0
ST5_TCONFB	2	0b0001	0b1000	-
ST6_TCONFA	8	0b1000	0b0111	1
ST6_TCONFB	0	0b0000	0b1000	-
ST7_TCONFA	4	0b0011	0b1000	0
ST7_TCONFB	4	0b0011	0b1000	-

# 28.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LESENSE_CTRL	RW	Control Register
0x004	LESENSE_TIMCTRL	RW	Timing Control Register
0x008	LESENSE_PERCTRL	RW	Peripheral Control Register
0x00C	LESENSE_DECCTRL	RW	Decoder Control Register
0x010	LESENSE_BIASCTRL	RW	Bias Control Register
0x014	LESENSE_EVALCTRL	RW	LESENSE Evaluation Control
0x018	LESENSE_PRSCTRL	RW	PRS Control Register
0x01C	LESENSE_CMD	W1	Command Register
0x020	LESENSE_CHEN	RW	Channel Enable Register
0x024	LESENSE_SCANRES	RWH	Scan Result Register
0x028	LESENSE_STATUS	R	Status Register
0x02C	LESENSE_PTR	R	Result Buffer Pointers
0x030	LESENSE_BUFDATA	R(a)	Result Buffer Data Register
0x034	LESENSE_CURCH	R	Current Channel Index
0x038	LESENSE_DECSTATE	RWH	Current Decoder State
0x03C	LESENSE_SENSORSTATE	RWH	Decoder Input Register
0x040	LESENSE_IDLECONF	RW	GPIO Idle Phase Configuration
0x044	LESENSE_ALTEXCONF	RW	Alternative Excite Pin Configuration
0x050	LESENSE_IF	R Interrupt Flag Register	
0x054	LESENSE_IFS	W1	Interrupt Flag Set Register
0x058	LESENSE_IFC	(R)W1	Interrupt Flag Clear Register
0x05C	LESENSE_IEN	RW	Interrupt Enable Register
0x060	LESENSE_SYNCBUSY	R	Synchronization Busy Register
0x064	LESENSE_ROUTEPEN	RW	I/O Routing Register
0x100	LESENSE_ST0_TCONFA	RW	State Transition Configuration a
0x104	LESENSE_ST0_TCONFB	RW	State Transition Configuration B
	LESENSE_STx_TCONFA	RW	State Transition Configuration a
	LESENSE_STx_TCONFB	RW	State Transition Configuration B
0x1F8	LESENSE_ST31_TCONFA	RW	State Transition Configuration a
0x1FC	LESENSE_ST31_TCONFB	RW	State Transition Configuration B
0x200	LESENSE_BUF0_DATA	RWH	Scan Results
	LESENSE_BUFx_DATA	RWH	Scan Results
0x23C	LESENSE_BUF15_DATA	RWH	Scan Results
0x240	LESENSE_CH0_TIMING	RW	Scan Configuration
0x244	LESENSE_CH0_INTERACT	RW	Scan Configuration

Offset	Name	Туре	Description
0x248	LESENSE_CH0_EVAL	RWH	Scan Configuration
	LESENSE_CHx_TIMING	RW	Scan Configuration
	LESENSE_CHx_INTERACT	RW	Scan Configuration
	LESENSE_CHx_EVAL	RWH	Scan Configuration
0x330	LESENSE_CH15_TIMING	RW	Scan Configuration
0x334	LESENSE_CH15_INTERACT	RW	Scan Configuration
0x338	LESENSE_CH15_EVAL	RWH	Scan Configuration

#### 28.5 Register Description

## 28.5.1 LESENSE\_CTRL - Control Register (Async Reg)

Offset															Ві	t Po	siti	on													
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	. ო	2	- 0
Reset		•	•	•	•	•	•	•	•	0	2	OX O	0		0	0			0		0		•	5	OX O			•	0x0	•	0x0
Access										RW	2	<u>}</u>	S.		₩ W	₩ M			S. N.		RW			غ م	<u> </u>				S. N		A.
Name										DEBUGRUN		OWA	BUFIDL		STRSCANRES	BUFOW			DUALSAMPLE		ALTEXMAP								PRSSEL		SCANMODE

Bit	Name	Reset	Access	Description
31:23	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
22	DEBUGRUN	0	RW	Debug Mode Run Enable
	Set to keep LESEN	SE running in de	bug mode.	
	Value			Description
	0			LESENSE can not start new scans in debug mode
	1			LESENSE can start new scans in debug mode
21:20	DMAWU	0x0	RW	DMA Wake-up From EM2
	Set buffer threshold	I for waking up th	e DMA cont	roller when the system is in EM2
	Value	Mode		Description
	0	DISABLE		No DMA wake-up from EM2
	1	BUFDATAV		DMA wake-up from EM2 when data is valid in the result buffer
	2	BUFLEVEL		DMA wake-up from EM2 when the result buffer is full/half-full depending on BUFIDL configuration
19	BUFIDL	0	RW	Result Buffer Interrupt and DMA Trigger Level
	Set buffer threshold	I for DMA reques	ts and interr	rupt generation
	Value	Mode		Description
	0	HALFFULL		DMA and interrupt flags set when result buffer is half-full
	1	FULL		DMA and interrupt flags set when result buffer is full
18	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
17	STRSCANRES	0	RW	Enable Storing of SCANRES
	When set, SCANRE	ES will be stored	in the result	buffer after each scan

Bit	Name	Reset	Access	Description
16	BUFOW	0	RW	Result Buffer Overwrite
	If set, LESENSE wi	ill always write to t	he result b	uffer, even if it is full
15:14	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13	DUALSAMPLE	0	RW	Enable Dual Sample Mode
	When set, both AC	MPs will be sampl	ed simultar	neously.
12	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	ALTEXMAP	0	RW	Alternative Excitation Map
	This bit is used to o	onfigure which pir	ns alternate	e excitation is mapped to.
	Value	Mode		Description
	0	ALTEX		Alternative excitation is mapped to the LES_ALTEX pins.
	1	СН		Alternative excitation is mapped to the pin of LESENSE channel (X+8 mod 16), X being the active channel.
10:9	Reserved	To ensure cor	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:7	SCANCONF	0x0	RW	Select Scan Configuration
	These bits control v	which CHx_CONF	registers to	o be used.
	Value	Mode		Description
	0	DIRMAP		The channel configuration register registers used are directly mapped to the channel number.
	1	INVMAP		The channel configuration register registers used are $CH_{X+8}$ _CONF for channels 0-7 and $CH_{X-8}$ _CONF for channels 8-15.
	2	TOGGLE		The channel configuration register registers used toggles between $\mathrm{CH}_{X}$ _CONF and $\mathrm{CH}_{X+8}$ _CONF when channel x triggers
	3	DECDEF		The decoder state defines the CONF registers to be used.
6	Reserved	To ensure cor	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:2	PRSSEL	0x0	RW	Scan Start PRS Select
	Select PRS source	for scan start if So	CANMODE	is set to PRS.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input

Bit	Name	Reset	Access	Description
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
1:0	SCANMODE	0x0	RW	Configure Scan Mode
	These bits control	how the scan freque	ency is de	cided
	These bits control Value	how the scan freque	ency is de	Description
		<u> </u>	ency is de	
	Value	Mode	ency is de	Description
	Value	Mode PERIODIC	ency is dec	Description  A new scan is started each time the period counter overflows

## 28.5.2 LESENSE\_TIMCTRL - Timing Control Register (Async Reg)

1 of more		mat	1011	2000	it ac	yric	11101	loud	reg	1010	10 00	JC 4	.07		00 10	<i>J</i> LO	VV L	11016	jy i	CHP	IICIC	113 (7	(Oy)	10111	0110	uo i	cogic	JUIC	٠/٠			
Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•		0					5	2				•		0	OXO						0x0				0x0				0^0	2
Access				₽					20	2						2	≥ Y						X ≪				X ≷				7\0	 }
Name				AUXSTARTUP					> ICTOALS	מיאוס							) ) )						PCPRESC				LFPRESC				Condensity	70717100
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:29	Re	sen	/ed				То	ens	ure	com	pati	bility	/ wit	h fu	ture	dev	rices	s, alv	vay	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	n in	1.2	Cor	nver	7-

	AUX8	STAR		PCTC		PCPF	LFPR		AUXF
Bit	Name	Reset	Access	Description					
31:29	Reserved	To ensure com tions	patibility	with future devices, always wr	ite bit	ts to 0. Mor	e information ir	1.2 Cor	nven-
28	AUXSTARTUP	0	RW	AUXHFRCO Startup Confi	gura	tion			
	This bit can be set	to ONDEMAND to	delay sta	rtup of the AUXHFRCO when	high f	frequency t	imer is used		
	Value	Mode		Description					
	0	PREDEMAND		AUXHFRCO is started half	a cloc	ck cycle be	fore it's needed		
	1	ONDEMAND		AUXHFRCO is started at the	e time	e it is need	ed		
27:24	Reserved	To ensure com tions	patibility	with future devices, always wr	ite bit	ts to 0. Mor	e information ir	1.2 Cor	nven-
23:22	STARTDLY	0x0	RW	Start Delay Configuration					
	Delay sensor intera	action STARTDELA	Y LFACL	K <sub>LESENSE</sub> cycles for each char	nnel				
21:20	Reserved	To ensure com tions	patibility	with future devices, always wr	ite bit	ts to 0. Mor	re information ir	1.2 Cor	nven-
19:12	PCTOP	0x00	RW	Period Counter Top Value					
	These bits contain	the top value for the	e period (	counter.					
11	Reserved	To ensure com tions	patibility	with future devices, always wr	ite bit	ts to 0. Mor	e information ir	1.2 Cor	nven-
10:8	PCPRESC	0x0	RW	Period Counter Prescaling	3				
	This bitfield is used	to divide the clock	to the pe	eriod counter					
	Value	Mode		Description					
	0	DIV1		The period counter clock fre	quen	cy is LFAC	LK <sub>LESENSE</sub> /1		
	1	DIV2		The period counter clock fre	quen	cy is LFAC	LK <sub>LESENSE</sub> /2		
	2	DIV4		The period counter clock fre	quen	cy is LFAC	LK <sub>LESENSE</sub> /4		
	3	DIV8		The period counter clock fre	quen	cy is LFAC	LK <sub>LESENSE</sub> /8		
	4	DIV16		The period counter clock fre	quen	cy is LFAC	CLK <sub>LESENSE</sub> /16		
	5	DIV32		The period counter clock fre	quen	cy is LFAC	CLK <sub>LESENSE</sub> /32		

Bit	Name	Reset A	ccess	Description
	6	DIV64		The period counter clock frequency is LFACLK <sub>LESENSE</sub> /64
	7	DIV128		The period counter clock frequency is LFACLK <sub>LESENSE</sub> /128
7	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6:4	LFPRESC	0x0 R	RW	Prescaling Factor for Low Frequency Timer
	This bitfield is use	ed to divide the clock to	the low	frequency timer
	Value	Mode		Description
	0	DIV1		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /1
	1	DIV2		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /2
	2	DIV4		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /4
	3	DIV8		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /8
	4	DIV16		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /16
	5	DIV32		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /32
	6	DIV64		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /64
	7	DIV128		Low frequency timer is clocked with LFACLK <sub>LESENSE</sub> /128
3:2	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1:0	AUXPRESC	0x0 R	RW	Prescaling Factor for High Frequency Timer
	This bitfield is use	ed to divide the clock to	the hig	n frequency timer
	Value	Mode		Description
	0	DIV1		High frequency timer is clocked with AUXHFRCO/1
	1	DIV2		High frequency timer is clocked with AUXHFRCO/2
	2	DIV4		High frequency timer is clocked with AUXHFRCO/4
	3	DIV8		High frequency timer is clocked with AUXHFRCO/8

## 28.5.3 LESENSE\_PERCTRL - Peripheral Control Register (Async Reg)

Offset											Bit	Pos	ition														
0x008	33	29 28	27	26	25	24	23	20	19	18	17	16	<u>ა</u> 4	<u>t</u> (2	2 2	7	10	6	œ	7	9	5	4	က	2	_	0
Reset		0x0	0	0	0	0	0x0	0x0		•		•	•				•		0		0			0	0	0	0
Access		₩ W	₹	S.	§ S	ZX X	₩ W	Z Š											ZW W		¥ §			₹	RW	RW	₹
		DDE	+	-			ш	Ш																			
Name		WARMUPMODE	<b>ACMP1HYSTEN</b>	ACMPOHYSTEN	<b>ACMP1INV</b>	ACMPOINV	ACMP1MODE	ACMPOMODE											DACCONVTRIG		DACSTARTUP			DACCH1DATA	<b>DACCH0DATA</b>	DACCH1EN	DACCH0EN
Bit	Name				Re	set		Acces	S	Des	cript	ion															
31:30	Reserv	⁄ed			To tio		ure com	patibility	/ wii	th fu	ture	devid	es, a	alwa <sub>.</sub>	ys w	rite l	oits t	o 0.	Моі	re in	forn	natio	on in	1.2	Cor	nven	)_
29:28	WARM	IUPMOI	DE		0x0	)		RW		ACN	/IP aı	nd V	DAC	Dut	ty C	ycle	Mod	le									
	This bi	tfield is	used	d to	cont	figur	e how th	ne VDA	C ar	nd A	CMP	are	duty	cycl	led v	hen	LES	SENS	SE i	s co	ntro	olling	the	m			
	Value				Мо	de				Des	cripti	on															_
	0				NC	RM	IAL			The idle	anal	og co	ompa	rato	rs a	nd V	DAC	are	shu	ut do	own	whe	n Ll	ESE	NSE	E is	_
	1				KE	EPA	ACMPW	ARM		The	anal	og co	ompa	rato	rs a	re ke	pt p	ower	red	up v	vher	n LE	SEN	ISE	is ic	lle	
	2				KE	EP	DACWAI	RM		The	VDA	C is	kept	pow	/ered	d up	whe	n LE	SEI	NSE	is i	dle					
	3				KE	EPA	ACMPDA	ACWAR			anal			rato	rs a	nd V	DAC	are	kep	ot po	wei	red ı	up w	hen	LE-		_
27	ACMP	1HYSTE	ΞN		0			RW		ACN	/IP1 I	Hyst	eresi	is E	nabl	е											
	Set to	control A	ACM	1P1_	_HY	STE	RESISC	_DIVVX	( an	ıd A(	CMP	1_H\	/STE	RES	SIS1	_DI\	/VX	sepa	arate	ely.							
26	ACMP	0HYSTE	ΞN		0			RW		ACI	/IP0 I	Hyst	eresi	is E	nabl	е											
	Set to	control A	ACM	1P0_	_HY	STE	RESISC	_DIVVX	( an	d A	CMP	0_H\	/STE	RES	SIS1	_DI\	/VX	sepa	arate	ely.							
25	ACMP				0			RW			rt Aı		g Co	mpa	rato	r 1 (	Outp	ut									
			set	to ii		t the	output																				
24	ACMP(		4	4- :-	0	4 41		RW			ert Ai		g Co	mpa	irato	or 0 (	Outp	ut									
23:22		1MODE		to II	0x(		output	RW			/IP1 I																
25.22				SEN			trols AC		•	ACI	/IF 1 1	WIOUR	<b>;</b>														
										<b>D</b>																	_
	Value 0				Mo	ae SAB	1 =				cripti ENS		00.00	ot co	ntro	1 ^ C	MD1										_
	1				ML		LL				ENS								SFI	) of	ΔCI	MP1					
	2						HRES			LES	ENS CMP	E co												VDD	)LE\	/EL)	
																											_

Bit	Name	Reset Acces	s Description
21:20	ACMP0MODE	0x0 RW	ACMP0 Mode
	Configure how LESI	ENSE controls ACMP0	
	Value	Mode	Description
	0	DISABLE	LESENSE does not control ACMP0
	1	MUX	LESENSE controls the input mux (POSSEL) of ACMP0
	2	MUXTHRES	LESENSE controls the input mux (POSSEL) and the threshold value (VDDLEVEL) of ACMP0
19:9	Reserved	To ensure compatibilit	y with future devices, always write bits to 0. More information in 1.2 Conven-
8	DACCONVTRIG	0 RW	VDAC Conversion Trigger Configuration
	This bit is used to co	onfigure how frequently a	VDAC conversion is triggered
	Value	Mode	Description
	0	CHANNELSTART	VDAC is enabled before every LESENSE channel measurement.
	1	SCANSTART	VDAC is only enabled once per scan.
7	Reserved	To ensure compatibilit	y with future devices, always write bits to 0. More information in 1.2 Conven-
6	DACSTARTUP	0 RW	VDAC Startup Configuration
	This bit is used to co	onfigure the duration betw	een the VDAC conversion trigger and the sensor interaction
	Value	Mode	Description
	0	FULLCYCLE	VDAC is started a full LFACLK <sub>LESENSE</sub> cycle before sensor interaction starts.
	1	HALFCYCLE	VDAC is started half a LFACLK <sub>LESENSE</sub> cycle before sensor interaction starts.
5:4	Reserved	To ensure compatibilit	y with future devices, always write bits to 0. More information in 1.2 Conven-
3	DACCH1DATA	0 RW	VDAC CH1 Data Selection
	This bit decides if th	e data used for VDAC cor	oversion is taken from the VDAC interface or from LESENSE
	Value	Mode	Description
	0	DACDATA	VDAC data is defined by CH1DATA in the VDAC interface.
	1	THRES	VDAC data is defined by THRES in CHx_INTERACT.
2	DACCH0DATA	0 RW	VDAC CH0 Data Selection
	This bit decides if th	e data used for VDAC cor	nversion is taken from the VDAC interface or from LESENSE
	Value	Mode	Description
	0	DACDATA	VDAC data is defined by CH0DATA in the VDAC interface.
	1	THRES	VDAC data is defined by THRES in CHx_INTERACT.

Bit	Name	Reset	Access	Description
1	DACCH1EN	0	RW	VDAC CH1 Enable
	Enable LESENSE	control of VDAC	0 CH1	
0	DACCH0EN	0	RW	VDAC CH0 Enable
	Enable LESENSE	control of VDAC	0 CH0	

#### 28.5.4 LESENSE\_DECCTRL - Decoder Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

For more	information a	about asynd	chronou	s re	giste	rs se	e 4	.3 /	Αс	cess to L	ow E	nerg	у Р	eriphera	als (A	Asyr	chr	onoi	us R	Regis	sters	s).			
Offset										Bit P	ositi	on													
0x00C	30 29 29	28 27 26	25	23	22	21	20	19		16 17	15	4	13	7 1	10	6	œ	7	9	5	4	3	2	_	0
Reset		0x0				) X				0x0	'			0x0			0	0	0	0	0	0	0	0	0
Access		§ S				 } Y				Z.				S.			¥ §	M	₩ W	§ N	Z M	\ N	Z.	¥ N	ZW.
									t											-		_			
Name		PRSSEL3				PRSSELZ				PRSSEL1				PRSSEL0			INPUT	PRSCNT	HYSTIRQ	HYSTPRS2	HYSTPRS1	HYSTPRS0	INTMAP	ERRCHK	DISABLE
Bit	Name		Rese			Acc	ces	s	D	escriptio	n														
31:29	Reserved		To en tions	sure	com	patik	oility	/ Wİ	ith	future de	vices	s, alı	vays	s write l	oits t	o O.	Моі	re in	forn	natio	on in	1.2	Coi	nvei	7-
28:25	PRSSEL3		0x0			RW	'		LI	ESENSE	Deco	der	PR	S Inpu	t 3 C	onf	igur	ratio	n						
	Select PR	S input for b	oit 3 of t	he L	.ESE	NSE	de	cod	ler	r															
	Value		Mode						D	escription	1														
	0	0 PRSCH0 PRS Channel 0 selected as input																							
	1	PRSCH1 PRS Channel 1 selected as input																							
	2		PRSC	H2					Р	RS Chani	nel 2	sele	ected	d as inp	ut										
	3		PRSC	НЗ					Р	RS Chani	nel 3	sele	ected	d as inp	ut										
	4		PRSC	H4					Р	RS Chani	nel 4	sele	ected	d as inp	ut										
	5		PRSC	H5					Р	RS Chani	nel 5	sele	ected	d as inp	ut										
	6		PRSC	H6					Р	RS Chan	nel 6	sele	ected	d as inp	ut										
	7		PRSC	H7					Р	RS Chani	nel 7	sele	ected	d as inp	ut										
	8		PRSC	8H3					Р	RS Chani	nel 8	sele	ected	d as inp	ut										
	9		PRSC	H9					Р	RS Chani	nel 9	sele	ected	d as inp	ut										
	10		PRSC	H10	)				Р	RS Chani	nel 10	) se	lecte	ed as in	put										
	11		PRSC	H11	1				Р	RS Chani	nel 1	se	lecte	ed as in	put										_
24	Reserved		To en tions	sure	com	patik	oility	/ Wİ	ith	future de	vices	s, alı	vays	s write l	oits t	0 0.	Мог	re in	forn	natio	on in	1.2	Coi	nvei	7-
23:20	PRSSEL2		0x0			RW	'		LI	ESENSE	Deco	der	PR	S Inpu	t 2 C	onf	igur	ratio	n						
	Select PR	S input for b	it 2 of t	he L	.ESE	NSE	de	cod	ler	r															
	Value		Mode						D	escription	1														_
	0		PRSC	НО					Р	RS Chan	nel 0	sele	ected	d as inp	ut										_
	1		PRSC	H1					Ρ	RS Chani	nel 1	sele	ected	d as inp	ut										
	2		PRSC	H2					Ρ	RS Chani	nel 2	sele	ected	d as inp	ut										
	3		PRSC	НЗ					Ρ	RS Chani	nel 3	sele	ected	d as inp	ut										

PRS Channel 4 selected as input

PRSCH4

4

Bit	Name	Reset	Access	Description
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
19	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18:15	PRSSEL1	0x0	RW	LESENSE Decoder PRS Input 1 Configuration
	Select PRS input t	for the bit 1 of the I	LESENSE o	decoder
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
14	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:10	PRSSEL0	0x0	RW	LESENSE Decoder PRS Input 0 Configuration
	Select PRS input f	for the bit 0 of the I	LESENSE o	decoder
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input

Bit	Name	Reset	Access	Description
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
9	Reserved	To ensure cor	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	INPUT	0	RW	LESENSE Decoder Input Configuration
	Select input to the LE	SENSE decode	r	
	Value	Mode		Description
	0	SENSORSTA	TE	The SENSORSTATE register is used as input to the decoder.
	1	PRS		PRS channels are used as input to the decoder.
7	PRSCNT	0	RW	Enable Count Mode on Decoder PRS Channels 0 and 1
	When set, decoder Pl	RS0 and PRS1	will be use	d to produce output which can be used by a PCNT to count up or down.
6	HYSTIRQ	0	RW	Enable Decoder Hysteresis on Interrupt Requests
	When set, hysteresis	is enabled in the	e decoder,	suppressing interrupt requests.
5	HYSTPRS2	0	RW	Enable Decoder Hysteresis on PRS2 Output
	When set, hysteresis	is enabled in the	e decoder,	suppressing changes on PRS channel 2
4	HYSTPRS1	0	RW	Enable Decoder Hysteresis on PRS1 Output
	When set, hysteresis	is enabled in the	e decoder,	suppressing changes on PRS channel 1
3	HYSTPRS0	0	RW	Enable Decoder Hysteresis on PRS0 Output
	When set, hysteresis	is enabled in the	e decoder,	suppressing changes on PRS channel 0
2	INTMAP	0	RW	Enable Decoder to Channel Interrupt Mapping
	When set, a transition	from state x in	the decode	er will set interrupt flag CH[x mod 16]
1	ERRCHK	0	RW	Enable Check of Current State
	When set, the decode	er checks the cu	rrent state	in addition to the states defined in TCONF
0	DISABLE	0	RW	Disable the Decoder
	When set, the decode	er is disabled. W	hen disabl	ed the decoder will keep its current state

#### 28.5.5 LESENSE\_BIASCTRL - Bias Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position																															
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																•					•			•					•		Ş	OXO
Access																															2	 } Y
Name																																BIASIMODE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	BIASMODE	0x0	RW	Select Bias Mode
	This bitfield is use	ed to configure ho	w LESENSE	interacts with the bias module
	Value	Mode		Description
	0	DONTTOU	ICH	Bias module is controlled by the EMU and is not affected by LESENSE
	1	DUTYCYC	LE	Bias module duty cycled between low power and high accuracy mode
	2	HIGHACC		Bias module always in high accuracy mode

## 28.5.6 LESENSE\_EVALCTRL - LESENSE Evaluation Control (Async Reg)

Offset	Bit Po	osition
0x014	31 30 29 28 27 27 27 27 27 27 27 27 27 27 27 27 27	1       1       1       1       1       1       1       1       1       1       1       1       1       1       2       1       1       2       1       2       2       4       5       6       6       7       8       8       9       9       4       8       8       9       1       1       1       1       1       1 <t< th=""></t<>
Reset		0000x0
Access		AW.
Name		WINSIZE

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure o	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	WINSIZE	0x0000	RW	Sliding Window and Step Detection Size
	In sliding window	,	d configures t	he window size. In step detection mode, this bitfield is used to configure the

## 28.5.7 LESENSE\_PRSCTRL - PRS Control Register (Async Reg)

Offset															Bi	t Po	siti	on														
0x018	33	39	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	-	0
Reset		•	1									1		1	•	0						00×0	•	•		•	1			00×0	ľ	
Access																₽						X M								Ŋ.		
Name																DECCMPEN						DECCMPMASK								DECCMPVAL		

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	DECCMPEN	0	RW	Enable PRS Output DECCMP
	Enables decoder sta	ate compare mat	ch PRS out	tput
15:13	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	DECCMPMASK	0x00	RW	Decoder State Compare Value Mask
	Masks DECCMPVA	L and DECSTAT	E for compa	arison
7:5	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4:0	DECCMPVAL	0x00	RW	Decoder State Compare Value
	Triggers PRS outpu	t when equal to [	DECSTATE	

#### 28.5.8 LESENSE\_CMD - Command Register

Offset	Bit Position		
0x01C	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	2 2	- 0
Reset	C	0	0 0
Access	×	W .	¥ ¥
Name	A A B B B B B B B B B B B B B B B B B B	DECODE	STOP

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	CLEARBUF	0	W1	Clear Result Buffer
	Set this bit to reset the	e read and write	pointers o	f the result buffer.
2	DECODE	0	W1	Start Decoder
	Set this bit to start the	LESENSE dec	oder.	
1	STOP	0	W1	Stop Scanning of Sensors
	Set this bit to stop LE	SENSE. If issue	d during a	scan, the command will take effect after scan completion.
0	START	0	W1	Start Scanning of Sensors
	Set this bit to start LE	SENSE.		

# 28.5.9 LESENSE\_CHEN - Channel Enable Register (Async Reg)

Offset	Bit Pos	sition
0x020	1     1 <th>2 4 5 2 7 0 0 0 0 0 0 0 0 0 0 0 0 0</th>	2 4 5 2 7 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset		0000×0
Access		R M
Name		OH EN

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CHEN	0x0000	RW	Enable Scan Channel
	Set bit X to enable ch	nannel X		

## 28.5.10 LESENSE\_SCANRES - Scan Result Register (Async Reg)

Offset																t Po	Position														
0x024															16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		0000x0														00000x0															
Access		RW H															RWH														
Name		STEPDIR																						SCAINKES							

Bit	Name	Reset	Access	Description
31:16	STEPDIR	0x0000	RWH	Direction of Previous Step Detection
	In step detection mod	e, bit X will be s	et if a step	up was detected on channel X
15:0	SCANRES	0x0000	RWH	Scan Results
	Bit X will be set deper	nding on channe	el X evaluat	tion

## 28.5.11 LESENSE\_STATUS - Status Register (Async Reg)

Offset	Bit Position					
0x028	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	5	4	3	2 -	0
Reset		0	0	0	0 0	0
Access		Я	2	В	<u>م</u> م	2
Name		DACACTIVE	SCANACTIVE	RUNNING	BUFFULL BUFHALFFULL	BUFDATAV

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	DACACTIVE	0	R	LESENSE VDAC Interface is Active
	LESENSE is current	ly using the VDA	C.	
4	SCANACTIVE	0	R	LESENSE Scan Active
	LESENSE is current	ly interfacing to s	sensors.	
3	RUNNING	0	R	LESENSE Periodic Counter Running
	LESENSE is running	in periodic mod	e.	
2	BUFFULL	0	R	Result Buffer Full
	Set when the result t	ouffer is full		
1	BUFHALFFULL	0	R	Result Buffer Half Full
	Set when the result t	ouffer is half full		
0	BUFDATAV	0	R	Result Data Valid
	Set when data is ava	ailable in the resu	ult buffer. C	leared when the buffer is empty.

#### 28.5.12 LESENSE\_PTR - Result Buffer Pointers (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	- (	0
Reset																										2	2			0	2	
Access																										۵	۷			Ω	<u> </u>	
Name																										0/4/	<b>\</b>			2	2	

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:4	WR	0x0	R	Result Buffer Write Pointer
	These bits show the r	next index in the	result buff	er to be written to. Incremented when LESENSE writes to result buffer
3:0	RD	0x0	R	Result Buffer Read Pointer
	These bits show the in	ndex of the olde	st unread o	data in the result buffer. Incremented on read from BUFDATA.

#### 28.5.13 LESENSE\_BUFDATA - Result Buffer Data Register (Async Reg) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	9	6	ω	7	9	5	4	က	2	_	0
Reset														>	<u> </u>									>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	5							
Access														٥	צ									۵	۲							
Name														O C C C C C C C C C C C C C C C C C C C	SULUNIASK									\ \ \ \	AIRAIN							

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
19:16	BUFDATASRC	0xX	R	Result Data Source
	This bitfield contains	the channel inc	dex for the s	ensor result in BUFDATA.
15:0	BUFDATA	0xXXXX	R	Result Data
	This register can be	used to read the	e oldest unr	ead data from the result buffer.

#### 28.5.14 LESENSE\_CURCH - Current Channel Index (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Pc	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																														2	2	
Access																														Ω	<u> </u>	
Name																														HUGI		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	CURCH	0x0	R	Current Channel Index
	Shows the index of t	he current char	nnel	

#### 28.5.15 LESENSE\_DECSTATE - Current Decoder State (Async Reg)

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	∞	7	9	5	4	က	2	-	0
Reset		•									•		'		•					•		'	•	'	•		•		•	00×0	ľ	
Access																														RWH		
Name																														DECSTATE		

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4:0	DECSTATE	0x00	RWH	Current Decoder State
	Shows the current de	coder state		

#### 28.5.16 LESENSE\_SENSORSTATE - Decoder Input Register (Async Reg)

Offset															Bi	t Po	siti	on													
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	- 0
Reset																	•				•	•	•							000	
Access																														RWH	
Name																														SENSORSTATE	

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	SENSORSTATE	0x0	RWH	Decoder Input Register
	Shows the status of	sensors chosen	as input to	the decoder

#### 28.5.17 LESENSE\_IDLECONF - GPIO Idle Phase Configuration (Async Reg)

Offset															Bi	t Po	siti	on													
0x040	31	30	59	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	11	10	6	∞	7	9	5	4	3	7	- 0
Reset	0x0		OXO	2	2	2	Ş	e S	Ş	000		) N	2	) N	2	2	OAO	2	2	e e	>	2	>	2	>	2	2	2	0x0		0×0
Access	RW			2	<u>}</u>	2	<u>}</u>	7	<u>}</u>	<u> </u>	Ž	<u> </u>	<u> </u>	<u> </u>	Ž	<u> </u>	2	<u> </u>	2	RW		₽ M									
Name	CH15		CH14	-	C 11.2	=		N		_	2	Ē	Ç	_	Š	Ê	7117	È	O I	2	O H	2	Ĭ	_	Ľ Ľ	=	Ę	-	CH1		СНО

Name	CH16	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	S 당
Bit	Name			Reset		Access	Des	cription	1							
31:30	CH15			0x0		RW	Cha	nnel 15	Idle Ph	ase Co	nfigurat	ion				
	This bit	field de	etermine	s how th	ne chan	nel is con	figured	during	the idle	phase						
	Value			Mode			Des	cription								
	0			DISAB	LE		CH1	15 outpu	t is disa	bled in i	dle phas	se				
	1			HIGH			CH1	I5 outpu	t is high	in idle į	ohase					
	2			LOW			CH1	I5 outpu	t is low	in idle p	hase					
	3			DAC							o VDAC hannels				ote that	this
29:28	CH14			0x0		RW	Cha	nnel 14	Idle Ph	ase Co	nfigurat	ion				
	This bit	field de	etermine	s how th	ne chan	nel is con	figured	during	the idle	phase						
	Value			Mode			Des	cription								
	0			DISAB	LE		CH1	I4 outpu	t is disa	bled in i	dle phas	se				
	1			HIGH			CH1	I4 outpu	t is high	in idle į	ohase					
	2			LOW			CH1	I4 outpu	t is low	in idle p	hase					
	3			DAC							o VDAC hannels				ote that	this
27:26	CH13			0x0		RW	Cha	nnel 13	Idle Ph	ase Co	nfigurat	ion				
	This bit	field de	etermine	s how th	ne chan	nel is con	figured	during	the idle	phase						
	Value			Mode			Des	cription								
	0			DISAB	LE		CH1	13 outpu	t is disa	bled in i	dle phas	se				
	1			HIGH			CH1	I3 outpu	t is high	in idle į	ohase					
	2			LOW			CH1	I3 outpu	t is low	in idle p	hase					
	3			DAC							o VDAC hannels				ote that	this
25:24	CH12			0x0		RW	Cha	nnel 12	Idle Ph	ase Co	nfigurat	tion				
	This bit	field de	etermine	s how th	ne chan	nel is con	figured	during	the idle	phase						
	Value			Mode				cription								

Bit	Name	Reset Access	s Description
	0	DISABLE	CH12 output is disabled in idle phase
	1	HIGH	CH12 output is high in idle phase
	2	LOW	CH12 output is low in idle phase
	3	DAC	CH12 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
23:22	CH11	0x0 RW	Channel 11 Idle Phase Configuration
	This bitfield det	ermines how the channel is cor	nfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH11 output is disabled in idle phase
	1	HIGH	CH11 output is high in idle phase
	2	LOW	CH11 output is low in idle phase
	3	DAC	CH11 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
21:20	CH10	0x0 RW	Channel 10 Idle Phase Configuration
	This bitfield dete	ermines how the channel is cor	nfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH10 output is disabled in idle phase
	1	HIGH	CH10 output is high in idle phase
	2	LOW	CH10 output is low in idle phase
	3	DAC	CH10 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
19:18	CH9	0x0 RW	Channel 9 Idle Phase Configuration
	This bitfield dete	ermines how the channel is cor	nfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH9 output is disabled in idle phase
	1	HIGH	CH9 output is high in idle phase
	2	LOW	CH9 output is low in idle phase
	3	DAC	CH9 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
17:16	CH8	0x0 RW	Channel 8 Idle Phase Configuration
		ermines how the channel is cor	•
	Value	Mode	Description
	0	DISABLE	CH8 output is disabled in idle phase
	1	HIGH	CH8 output is high in idle phase
	2	LOW	CH8 output is low in idle phase
	3	DAC	CH8 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13

Bit	Name	Reset	Access	Description
15:14	CH7	0x0	RW	Channel 7 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH7 output is disabled in idle phase
	1	HIGH		CH7 output is high in idle phase
	2	LOW		CH7 output is low in idle phase
	3	DAC		CH7 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
13:12	CH6	0x0	RW	Channel 6 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH6 output is disabled in idle phase
	1	HIGH		CH6 output is high in idle phase
	2	LOW		CH6 output is low in idle phase
	3	DAC		CH6 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
11:10	CH5	0x0	RW	Channel 5 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH5 output is disabled in idle phase
	1	HIGH		CH5 output is high in idle phase
	2	LOW		CH5 output is low in idle phase
	3	DAC		CH5 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
9:8	CH4	0x0	RW	Channel 4 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH4 output is disabled in idle phase
	1	HIGH		CH4 output is high in idle phase
	2	LOW		CH4 output is low in idle phase
	3	DAC		CH4 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
7:6	CH3	0x0	RW	Channel 3 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH3 output is disabled in idle phase

Bit	Name	Reset Ac	cess Description
	1	HIGH	CH3 output is high in idle phase
	2	LOW	CH3 output is low in idle phase
	3	DAC	CH3 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
5:4	CH2	0x0 RW	Channel 2 Idle Phase Configuration
	This bitfield det	termines how the channel is	configured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH2 output is disabled in idle phase
	1	HIGH	CH2 output is high in idle phase
	2	LOW	CH2 output is low in idle phase
	3	DAC	CH2 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
3:2	CH1	0x0 RW	Channel 1 Idle Phase Configuration
	This bitfield def	termines how the channel is	configured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH1 output is disabled in idle phase
	1	HIGH	CH1 output is high in idle phase
	2	LOW	CH1 output is low in idle phase
	3	DAC	CH1 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
1:0	CH0	0x0 RW	Channel 0 Idle Phase Configuration
	This bitfield det	termines how the channel is	configured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH0 output is disabled in idle phase
	1	HIGH	CH0 output is high in idle phase
		1.014/	CH0 output is low in idle phase
	2	LOW	·

#### 28.5.18 LESENSE\_ALTEXCONF - Alternative Excite Pin Configuration (Async Reg)

Offset															Ві	t Po	siti	on													
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	8	7	9	2	4	က	7	- 0
Reset		•	•		•		•		0	0	0	0	0	0	0	0	2	) X	6	) X	ć	) X	ć	) X	Ç	) X	5	OXO	2	2	0x0
Access									₹	₩ M	S.	₩ M	S.	S S	S S	₩ M	2	<u>}</u>	Ž	<b>≩</b>	Ž	<u>}</u>	Ž	<u>}</u>	2	<u>}</u>	2	<u>}</u>	Š		RW
Name									AEX7	AEX6	AEX5	AEX4	AEX3	AEX2	AEX1	AEX0	731003101	IDLECONFY		IDLECOINFO	L C	IDLECOINFS		IDLECONF4	L	IDLECOINF3			IDI ECONE1	2	IDLECONF0

		₹ :	4         4	
Bit	Name	Reset	Access	Description
31:24	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
23	AEX7	0	RW	ALTEX7 Always Excite Enable
	Set this bit to exci	te ALTEX7 regard	less of wha	t channel is active
22	AEX6	0	RW	ALTEX6 Always Excite Enable
	Set this bit to exci	te ALTEX6 regard	less of wha	t channel is active
21	AEX5	0	RW	ALTEX5 Always Excite Enable
	Set this bit to exci	te ALTEX5 regard	less of wha	t channel is active
20	AEX4	0	RW	ALTEX4 Always Excite Enable
	Set this bit to exci	te ALTEX4 regard	less of wha	t channel is active
19	AEX3	0	RW	ALTEX3 Always Excite Enable
	Set this bit to exci	te ALTEX3 regard	less of wha	t channel is active
18	AEX2	0	RW	ALTEX2 Always Excite Enable
	Set this bit to exci	te ALTEX2 regard	less of wha	t channel is active
17	AEX1	0	RW	ALTEX1 Always Excite Enable
	Set this bit to exci	te ALTEX1 regard	less of wha	t channel is active
16	AEX0	0	RW	ALTEX0 Always Excite Enable
	Set this bit to exci	te ALTEX0 regard	less of wha	t channel is active
15:14	IDLECONF7	0x0	RW	ALTEX7 Idle Phase Configuration
	This bitfield deterr	nines how the alte	ernate excite	e pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX7 output is disabled in idle phase
	1	HIGH		ALTEX7 output is high in idle phase
	2	LOW		ALTEX7 output is low in idle phase
13:12	IDLECONF6	0x0	RW	ALTEX6 Idle Phase Configuration
	This bitfield deterr	nines how the alte	ernate excite	e pin is configured during the idle phase

Bit	Name	Reset A	Access	Description
	Value	Mode		Description
	0	DISABLE		ALTEX6 output is disabled in idle phase
	1	HIGH		ALTEX6 output is high in idle phase
	2	LOW		ALTEX6 output is low in idle phase
11:10	IDLECONF5	0x0 F	RW	ALTEX5 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX5 output is disabled in idle phase
	1	HIGH		ALTEX5 output is high in idle phase
	2	LOW		ALTEX5 output is low in idle phase
9:8	IDLECONF4	0x0 F	RW	ALTEX4 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX4 output is disabled in idle phase
	1	HIGH		ALTEX4 output is high in idle phase
	2	LOW		ALTEX4 output is low in idle phase
7:6	IDLECONF3	0x0 F	RW	ALTEX3 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX3 output is disabled in idle phase
	1	HIGH		ALTEX3 output is high in idle phase
	2	LOW		ALTEX3 output is low in idle phase
5:4	IDLECONF2	0x0 F	RW	ALTEX2 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX2 output is disabled in idle phase
	1	HIGH		ALTEX2 output is high in idle phase
	2	LOW		ALTEX2 output is low in idle phase
3:2	IDLECONF1	0x0 F	RW	ALTEX1 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX1 output is disabled in idle phase
	1	HIGH		ALTEX1 output is high in idle phase
	2	LOW		ALTEX1 output is low in idle phase

Bit	Name	Reset	Access	Description
1:0	IDLECONF0	0x0	RW	ALTEX0 Idle Phase Configuration
	This bitfield determin	es how the alter	nate excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX0 output is disabled in idle phase
	1	HIGH		ALTEX0 output is high in idle phase
	2	LOW		ALTEX0 output is low in idle phase

## 28.5.19 LESENSE\_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•		•	'					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access										R	22	2	22	22	22	22	R	22	22	22	2	22	2	~	22	22	2	22	2	~	Я	2
Name										CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО

		Z		
Bit	Name	Reset	Access	Description
31:23	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
22	CNTOF	0	R	CNTOF Interrupt Flag
	Set when the LESEN	SE counter ove	rflows.	
21	BUFOF	0	R	BUFOF Interrupt Flag
	Set when the result be	uffer overflows		
20	BUFLEVEL	0	R	BUFLEVEL Interrupt Flag
	Set when the data bu	ffer is full.		
19	BUFDATAV	0	R	BUFDATAV Interrupt Flag
	Set when data is avai	lable in the resu	ult buffer.	
18	DECERR	0	R	DECERR Interrupt Flag
	Set when the decode	r detects an erro	or	
17	DEC	0	R	DEC Interrupt Flag
	Set when the decode	r has issued an	interrupt re	quest
16	SCANCOMPLETE	0	R	SCANCOMPLETE Interrupt Flag
	Set when a scan sequ	uence is comple	eted	
15	CH15	0	R	CH15 Interrupt Flag
	Set when channel 15	triggers		
14	CH14	0	R	CH14 Interrupt Flag
	Set when channel 14	triggers		
13	CH13	0	R	CH13 Interrupt Flag
	Set when channel 13	triggers		
12	CH12	0	R	CH12 Interrupt Flag
	Set when channel 12	triggers		
11	CH11	0	R	CH11 Interrupt Flag
	Set when channel 11	triggers		
10	CH10	0	R	CH10 Interrupt Flag
	Set when channel 10	triggers		

Bit	Name	Reset	Access	Description	
9	CH9	0	R	CH9 Interrupt Flag	
	Set when chan	nel 9 triggers			
8	CH8	0	R	CH8 Interrupt Flag	
	Set when chan	inel 8 triggers			
7	CH7	0	R	CH7 Interrupt Flag	
	Set when chan	inel 7 triggers			
6	CH6	0	R	CH6 Interrupt Flag	
	Set when chan	nel 6 triggers			
5	CH5	0	R	CH5 Interrupt Flag	
	Set when chan	nel 5 triggers			
4	CH4	0	R	CH4 Interrupt Flag	
	Set when chan	nel 4 triggers			
3	CH3	0	R	CH3 Interrupt Flag	
	Set when chan	nel 3 triggers			
2	CH2	0	R	CH2 Interrupt Flag	
	Set when chan	nel 2 triggers			
1	CH1	0	R	CH1 Interrupt Flag	
	Set when chan	inel 1 triggers			
0	CH0	0	R	CH0 Interrupt Flag	
	Set when chan	nel 0 triggers			
	,				

## 28.5.20 LESENSE\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			'		'					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access										W1	W1	W1	W	M	W	W1	W	N M	W	W	W	W1	W1	W1	W1	W	×	W1	W	W1	W1	M
Name										CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО

Bit	Name	Reset	Access	Description
31:23	Reserved	To ensure comp tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
22	CNTOF	0	W1	Set CNTOF Interrupt Flag
	Write 1 to set the CN	TOF interrupt flag		
21	BUFOF	0	W1	Set BUFOF Interrupt Flag
	Write 1 to set the BUI	FOF interrupt flag		
20	BUFLEVEL	0	W1	Set BUFLEVEL Interrupt Flag
	Write 1 to set the BUI	FLEVEL interrupt	flag	
19	BUFDATAV	0	W1	Set BUFDATAV Interrupt Flag
	Write 1 to set the BUI	FDATAV interrupt	flag	
18	DECERR	0	W1	Set DECERR Interrupt Flag
	Write 1 to set the DE	CERR interrupt fla	ıg	
17	DEC	0	W1	Set DEC Interrupt Flag
	Write 1 to set the DE	C interrupt flag		
16	SCANCOMPLETE	0	W1	Set SCANCOMPLETE Interrupt Flag
	Write 1 to set the SC	ANCOMPLETE in	terrupt fla	g
15	CH15	0	W1	Set CH15 Interrupt Flag
	Write 1 to set the CH	15 interrupt flag		
14	CH14	0	W1	Set CH14 Interrupt Flag
	Write 1 to set the CH	14 interrupt flag		
13	CH13	0	W1	Set CH13 Interrupt Flag
	Write 1 to set the CH	13 interrupt flag		
12	CH12	0	W1	Set CH12 Interrupt Flag
	Write 1 to set the CH	12 interrupt flag		
11	CH11	0	W1	Set CH11 Interrupt Flag
	Write 1 to set the CH	11 interrupt flag		

Bit	Name	Reset	Access	Description
10	CH10	0	W1	Set CH10 Interrupt Flag
	Write 1 to set the CH1	0 interrupt flag		
9	CH9	0	W1	Set CH9 Interrupt Flag
	Write 1 to set the CH9	interrupt flag		
8	CH8	0	W1	Set CH8 Interrupt Flag
	Write 1 to set the CH8	3 interrupt flag		
7	CH7	0	W1	Set CH7 Interrupt Flag
	Write 1 to set the CH7	interrupt flag		
6	CH6	0	W1	Set CH6 Interrupt Flag
	Write 1 to set the CH6	interrupt flag		
5	CH5	0	W1	Set CH5 Interrupt Flag
	Write 1 to set the CH5	interrupt flag		
4	CH4	0	W1	Set CH4 Interrupt Flag
	Write 1 to set the CH4	I interrupt flag		
3	СНЗ	0	W1	Set CH3 Interrupt Flag
	Write 1 to set the CH3	3 interrupt flag		
2	CH2	0	W1	Set CH2 Interrupt Flag
	Write 1 to set the CH2	2 interrupt flag		
1	CH1	0	W1	Set CH1 Interrupt Flag
	Write 1 to set the CH1	interrupt flag		
0	CH0	0	W1	Set CH0 Interrupt Flag
	Write 1 to set the CHC	) interrupt flag		

#### 28.5.21 LESENSE\_IFC - Interrupt Flag Clear Register

Offset											Bi	t Po	sitio	on														
0x058	30 30 29	27	26	25	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	က	2	1	0
Reset				'	'	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access						(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name						CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	СН8	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	СНО
Bit	Name			Rese	t		Ac	ces	s I	Des	crip	tion																
31:23	Reserved			To en	sure	com	pati	bility	/ wit	h fu	ture	dev	ices	s, alv	vays	s wr	ite b	its t	o 0.	Mor	e in	forn	natic	on in	1.2	Coi	nven	1-
22	CNTOF			0			(R)	W1	(	Clea	ır Cl	NTO	)F In	iteri	rupt	Fla	g											
	Write 1 to cle (This feature									reti	urns	the	valı	ue o	f the	e IF	and	clea	ars t	he c	orre	espo	ndir	ng in	terr	upt f	lags	i
21	(This feature must be enabled globally in MSC.).  BUFOF 0 (R)W1 Clear BUFOF Interrupt Flag  Write 1 to clear the BUFOF interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags																											
	Write 1 to clear the BUFOF interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).															i												
20	BUFLEVEL			0			(R)	W1	(	Clea	ır Bl	UFL	EVE	EL II	nter	rupt	Fla	g										
	Write 1 to cle flags (This fe											urns	the	valı	ie o	f the	e IF a	and	clea	ars tl	he c	orre	espo	ndir	ng in	iterri	upt	
19	BUFDATAV			0			(R)	W1	(	Clea	ır Bl	UFD	ATA	W II	nter	rupt	Fla	g										
	Write 1 to cle flags (This fe											urns	the	valı	ie o	f the	e IF a	and	clea	ars tl	he c	orre	espo	ndir	ng in	iterri	upt	
18	DECERR			0			(R)	W1	(	Clea	ır Di	ECE	RR	Inte	erru	pt F	lag											
	Write 1 to cle (This feature									ng re	eturr	ns th	ne va	alue	of t	he II	F an	ıd cl	ears	s the	cor	res	oono	ding	inte	rrup	t fla	gs
17	DEC			0			(R)	W1	(	Clea	ır Di	EC I	ntei	rrup	t Fla	ag												
	Write 1 to cle feature must								g re	turn	s the	e va	lue (	of th	e IF	and	d cle	ars	the	corr	esp	ond	ing i	nter	rupt	flag	ıs (T	his
16	SCANCOMP	LETE		0			(R)	W1	(	Clea	ır S	CAN	ICO	MPI	ET	E In	terr	upt	Flag	g								
	Write 1 to cle rupt flags (Th												retu	rns	the	valu	e of	the	IF a	and o	clea	rs th	ne co	orre	spor	ndin	g int	er-
15	CH15			0			(R)	W1	(	Clea	ır Cl	H15	Inte	erru	pt F	lag												_
	Write 1 to cle (This feature									eturi	ns th	ne va	alue	of t	he I	F ar	ıd cl	ears	s the	cor	res	ono	ding	inte	errup	t fla	gs	
14	CH14			0			(R)	W1	(	Clea	ır Cl	H14	Inte	erru	pt F	lag												
	Write 1 to cle									eturi	ns th	ne va	alue	of t	he I	F ar	ıd cl	ears	s the	cor	res	ono	ding	inte	errup	t fla	gs	

(This feature must be enabled globally in MSC.).

Bit	Nama	Paget	A 00000	Description
13	Name CH13	Reset 0	Access (R)W1	Description  Clear CH13 Interrupt Flag
13	Write 1 to clear th		. Reading	returns the value of the IF and clears the corresponding interrupt flags
12	CH12	0	(R)W1	Clear CH12 Interrupt Flag
		e CH12 interrupt flag t be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
11	CH11	0	(R)W1	Clear CH11 Interrupt Flag
		e CH11 interrupt flag t be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
10	CH10	0	(R)W1	Clear CH10 Interrupt Flag
		e CH10 interrupt flag t be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
9	CH9	0	(R)W1	Clear CH9 Interrupt Flag
		e CH9 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
8	CH8	0	(R)W1	Clear CH8 Interrupt Flag
		e CH8 interrupt flag. nabled globally in M\$		eturns the value of the IF and clears the corresponding interrupt flags (This
7	CH7	0	(R)W1	Clear CH7 Interrupt Flag
		e CH7 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
6	CH6	0	(R)W1	Clear CH6 Interrupt Flag
		e CH6 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
5	CH5	0	(R)W1	Clear CH5 Interrupt Flag
		e CH5 interrupt flag. nabled globally in M\$		eturns the value of the IF and clears the corresponding interrupt flags (This
4	CH4	0	(R)W1	Clear CH4 Interrupt Flag
		e CH4 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
3	CH3	0	(R)W1	Clear CH3 Interrupt Flag
		e CH3 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
2	CH2	0	(R)W1	Clear CH2 Interrupt Flag
		e CH2 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
1	CH1	0	(R)W1	Clear CH1 Interrupt Flag
		e CH1 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This
0	CH0	0	(R)W1	Clear CH0 Interrupt Flag
		e CH0 interrupt flag. nabled globally in MS		eturns the value of the IF and clears the corresponding interrupt flags (This

## 28.5.22 LESENSE\_IEN - Interrupt Enable Register

Offset															Ві	it Po	siti	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0
Reset			·				•			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access										ZW W	₽	₽	W.	₽	RW W	₹	₩ M	₹	Z.	Z.	Z.	₩	R	W.	Z.	₽	₽	₩ M	₩ M	RW W	Z.	₩ M
Name										CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО

Bit	Name	Reset	Access	Description
31:23	Reserved			with future devices, always write bits to 0. More information in 1.2 Conven-
22	CNTOF	0	RW	CNTOF Interrupt Enable
	Enable/disable the C	NTOF interrupt		
21	BUFOF	0	RW	BUFOF Interrupt Enable
	Enable/disable the B	UFOF interrupt		
20	BUFLEVEL	0	RW	BUFLEVEL Interrupt Enable
	Enable/disable the B	UFLEVEL interru	ıpt	
19	BUFDATAV	0	RW	BUFDATAV Interrupt Enable
	Enable/disable the B	UFDATAV interru	ıpt	
18	DECERR	0	RW	DECERR Interrupt Enable
	Enable/disable the D	ECERR interrup	t	
17	DEC	0	RW	DEC Interrupt Enable
	Enable/disable the D	EC interrupt		
16	SCANCOMPLETE	0	RW	SCANCOMPLETE Interrupt Enable
	Enable/disable the S	CANCOMPLETE	E interrupt	
15	CH15	0	RW	CH15 Interrupt Enable
	Enable/disable the C	H15 interrupt		
14	CH14	0	RW	CH14 Interrupt Enable
	Enable/disable the C	H14 interrupt		
13	CH13	0	RW	CH13 Interrupt Enable
	Enable/disable the C	H13 interrupt		
12	CH12	0	RW	CH12 Interrupt Enable
	Enable/disable the C	H12 interrupt		
11	CH11	0	RW	CH11 Interrupt Enable
	Enable/disable the C	H11 interrupt		

Bit	Name	Reset	Access	Description
10	CH10	0	RW	CH10 Interrupt Enable
	Enable/disable t	he CH10 interrupt		
9	CH9	0	RW	CH9 Interrupt Enable
	Enable/disable t	he CH9 interrupt		
8	CH8	0	RW	CH8 Interrupt Enable
	Enable/disable t	he CH8 interrupt		
7	CH7	0	RW	CH7 Interrupt Enable
	Enable/disable t	he CH7 interrupt		
6	CH6	0	RW	CH6 Interrupt Enable
	Enable/disable t	he CH6 interrupt		
5	CH5	0	RW	CH5 Interrupt Enable
	Enable/disable t	he CH5 interrupt		
4	CH4	0	RW	CH4 Interrupt Enable
	Enable/disable t	he CH4 interrupt		
3	CH3	0	RW	CH3 Interrupt Enable
	Enable/disable t	he CH3 interrupt		
2	CH2	0	RW	CH2 Interrupt Enable
	Enable/disable t	he CH2 interrupt		
1	CH1	0	RW	CH1 Interrupt Enable
	Enable/disable t	he CH1 interrupt		
0	CH0	0	RW	CH0 Interrupt Enable
	Enable/disable t	he CH0 interrupt		

## 28.5.23 LESENSE\_SYNCBUSY - Synchronization Busy Register

Offset															Ві	it P	ositi	on														
0x060	33	30	29	78	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	1	0
Reset		•	•				•							·		'	•		•	•					0		•			•		
Access																									2							
Name																									CMD							
																									O							

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
6:0	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

## 28.5.24 LESENSE\_ROUTEPEN - I/O Routing Register (Async Reg)

Offset															Ві	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			'	•	'	•		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access									W.	R	M	₽	Z.	₽	Z.	₽	₽	₽	Z.	M M	R M	₽	Z N	₽	₽	₽	₽	₽	₽	RW	X ≪	Z.
Name									ALTEX7PEN	ALTEX6PEN	ALTEX5PEN	ALTEX4PEN	ALTEX3PEN	ALTEX2PEN	ALTEX1PEN	ALTEX0PEN	CH15PEN	CH14PEN	CH13PEN	CH12PEN	CH11PEN	CH10PEN	CH9PEN	CH8PEN	CH7PEN	CH6PEN	CH5PEN	CH4PEN	CH3PEN	CH2PEN	CH1PEN	CHOPEN

		AL AL		9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		
Bit	Name	Reset	Access	Description		
31:24	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions				
23	ALTEX7PEN	0	RW	ALTEX7 Pin Enable		
	Set this bit to enable LESENSE ALTEX7 pin					
22	ALTEX6PEN	0	RW	ALTEX6 Pin Enable		
	Set this bit to enable	LESENSE ALTE	X6 pin			
21	ALTEX5PEN	0	RW	ALTEX5 Pin Enable		
	Set this bit to enable LESENSE ALTEX5 pin					
20	ALTEX4PEN	0	RW	ALTEX4 Pin Enable		
	Set this bit to enable LESENSE ALTEX4 pin					
19	ALTEX3PEN	0	RW	ALTEX3 Pin Enable		
	Set this bit to enable LESENSE ALTEX3 pin					
18	ALTEX2PEN	0	RW	ALTEX2 Pin Enable		
	Set this bit to enable	LESENSE ALTE	X2 pin			
17	ALTEX1PEN	0	RW	ALTEX1 Pin Enable		
	Set this bit to enable LESENSE ALTEX1 pin					
16	ALTEX0PEN	0	RW	ALTEX0 Pin Enable		
	Set this bit to enable LESENSE ALTEX0 pin					
15	CH15PEN	0	RW	CH15 Pin Enable		
	Set this bit to enable LESENSE CH15 pin					
14	CH14PEN	0	RW	CH14 Pin Enable		
	Set this bit to enable LESENSE CH14 pin					
13	CH13PEN	0	RW	CH13 Pin Enable		
	Set this bit to enable	LESENSE CH1	3 pin			
12	CH12PEN	0	RW	CH12 Pin Enable		
	Set this bit to enable LESENSE CH12 pin					
11	CH11PEN	0	RW	CH11 Pin Enable		
	Set this bit to enable LESENSE CH11 pin					
		·				

Bit	Name	Reset	Access	Description			
10	CH10PEN	0	RW	CH10 Pin Enable			
	Set this bit to enal	ole LESENSE CH	10 pin				
9	CH9PEN	0	RW	CH9 Pin Enable			
	Set this bit to enal	ole LESENSE CH	9 pin				
8	CH8PEN	0	RW	CH8 Pin Enable			
	Set this bit to enable LESENSE CH8 pin						
7	CH7PEN	0	RW	CH7 Pin Enable			
	Set this bit to enab	Set this bit to enable LESENSE CH7 pin					
6	CH6PEN	0	RW	CH6 Pin Enable			
	Set this bit to enal						
5	CH5PEN	0	RW	CH5 Pin Enable			
	Set this bit to enable LESENSE CH5 pin						
4	CH4PEN	0	RW	CH4 Pin Enable			
	Set this bit to enal	ole LESENSE CH	4 pin				
3	CH3PEN	0	RW	CH3 Pin Enable			
	Set this bit to enable LESENSE CH3 pin						
2	CH2PEN	0	RW	CH2 Pin Enable			
	Set this bit to enal	ole LESENSE CH	2 pin				
1	CH1PEN	0	RW	CH1 Pin Enable			
	Set this bit to enab	ole LESENSE CH	1 pin				
0	CH0PEN	0	RW	CH0 Pin Enable			
	Set this bit to enat	ole LESENSE CH	0 pin				

## 28.5.25 LESENSE\_STx\_TCONFA - State Transition Configuration a (Async Reg)

Offset	Bit Position
0x100	1     1
Reset	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
Access	X         X
Name	PRSACT CHAIN MASK MASK COMP

				A A	SE	Example 1	Ω Z	MA	00
Bit	Name	Reset	Access	Descriptio	n				
31:19	Reserved	To ensure co	mpatibility w	vith future de	vices	s, always	s write bits to 0. Mor	re information in	1.2 Conven-
18:16	PRSACT	0xX	RW	Configure	Tran	sition A	Action		
	Configure which action	n to perform w	hen sensor	state equals	COM	<b>I</b> P			
	DECCTRL_PRSCNT = 0								
	Mode	Value		Description					
	NONE	0		No PRS pu	Ises	generat	ed		
	PRS0	1		Generate p	ulse	on LESI	PRS0		
	PRS1	2		Generate p	ulse	on LESI	PRS1		
	PRS01	3		Generate p	ulse	on LESI	PRS0 and LESPRS	1	
	PRS2	4		Generate p	ulse	on LESI	PRS2		
	PRS02	5		Generate p	ulse	on LESI	PRS0 and LESPRS	2	
	PRS12	6		Generate p	ulse	on LESI	PRS1 and LESPRS	2	
	PRS012	7		Generate p	ulse	on LESI	PRS0, LESPRS1 ar	nd LESPRS2	
	DECCTRL_PRSCNT = 1								
	NONE	0		Do not coul	nt				
	UP	1		Count up					
	DOWN	2		Count down	n				
	PRS2	4		Generate p	ulse	on LESI	PRS2		
	UPANDPRS2	5		Count up a	nd ge	enerate	pulse on LESPRS2		
	DOWNANDPRS2	6		Count down	n and	l genera	ite pulse on LESPR	S2.	
15	SETIF	Х	RW	Set Interru	pt Fl	ag Enal	ble		
	Set interrupt flag wher	n sensor state	equals COM	1P					
14	CHAIN	Х	RW	Enable Sta	te D	escripto	or Chaining		
	When set, descriptor i	n the next loca	ition will also	be evaluate	ed				

Bit	Name	Reset	Access	Description
13	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	NEXTSTATE	0xXX	RW	Next State Index
	Index of next state	to be entered if	the sensor st	ate equals COMP
7:4	MASK	0xX	RW	Sensor Mask
	Set bit X to exclude	e sensor X from	evaluation.	
3:0	COMP	0xX	RW	Sensor Compare Value
	State transition is t	riggered when s	ensor state e	quals COMP

# 28.5.26 LESENSE\_STx\_TCONFB - State Transition Configuration B (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset		Bit Po	sition			
0x104	15 C C C C C C C C C C C C C C C C C C C	18 17 16	<del>21</del> <del>21</del> <del>21</del> <del>21</del>	8 8	7 6 4	8 7 - 0
Reset		0xX	×	XXX0	XXO	XX
Access		RW	RW	RW	RW	RW
Name		PRSACT	SETIF	NEXTSTATE	MASK	COMP

				PRS/	SETI	NEXT	MASk	COM
Bit	Name	Reset	Access	Description	on			
31:19	Reserved	To ensure c	ompatibility v	with future de	evices, alway	rs write bits to 0. Mor	re information in	1.2 Conven-
18:16	PRSACT	0xX	RW	Configure	Transition A	Action		
	Configure which action	n to perform v	vhen sensor	state equals	COMP			
	DECCTRL_PRSCNT = 0							
	Mode	Value		Description	า			
	NONE	0		No PRS pu	ulses generat	ted		
	PRS0	1		Generate p	oulse on PRS	60		
	PRS1	2		Generate p	oulse on PRS	31		
	PRS01	3		Generate p	oulse on PRS	0 and PRS1		
	PRS2	4		Generate p	oulse on PRS	62		
	PRS02	5		Generate p	oulse on PRS	60 and PRS2		
	PRS12	6		Generate p	oulse on PRS	S1 and PRS2		
	PRS012	7		Generate p	oulse on PRS	80, PRS1 and PRS2		
	DECCTRL_PRSCNT = 1							
	NONE	0		Do not cou	ınt			
	UP	1		Count up				
	DOWN	2		Count dow	'n			
	PRS2	4		Generate p	oulse on PRS	S2		
	UPANDPRS2	5		Count up a	and generate	pulse on PRS2.		
	DOWNANDPRS2	6		Count dow	n and genera	ate pulse on PRS2.		
15	SETIF	Х	RW	Set Interru	upt Flag			
	Set interrupt flag whe	n sensor state	equals CON	ИΡ				
14:13	Reserved	To ensure c	ompatibility v	with future de	evices, alway	rs write bits to 0. Mor	re information in	1.2 Conven-

tions

Bit	Name	Reset	Access	Description
12:8	NEXTSTATE	0xXX	RW	Next State Index
	Index of next state to	be entered if the	sensor sta	ate equals COMP
7:4	MASK	0xX	RW	Sensor Mask
	Set bit X to exclude se	ensor X from ev	aluation.	
3:0	COMP	0xX	RW	Sensor Compare Value
	State transition is trigg	gered when sen	sor state e	quals COMP

## 28.5.27 LESENSE\_BUFx\_DATA - Scan Results (Async Reg)

Offset															Bi	t Po	siti	on														
0x200	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	0
Reset		•	•			•	•							>	XX	•		•	•		•	•	•	2000	OXXXX		•		•	•	•	•
Access														כ	צ										I M Y							
Name														0	DAIASKC										DAIA							

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
19:16	DATASRC	0xX	R	Result Data Source
	This bitfield contains t	he channel inde	x for the s	ensor result in DATA.
15:0	DATA	0xXXXX	RWH	Scan Result Buffer
	This bitfield contains t	he sensor result	t.	

# 28.5.28 LESENSE\_CHx\_TIMING - Scan Configuration (Async Reg)

Offset															Bi	t Po	siti	on															
0x240	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	- ∞	1 (	_	9	5	4	က	2	_	0
Reset		•	•	•	•								333	XXXX									XXX		·	·					XXX		
Access													i	<b>≷</b>								i	<b>≷</b>							i	<b>≷</b>		
Name														MEASUREDLY									SAMPLEDLY							ļ	EXIIME		

Bit	Name	Reset	Access	Description
31:24	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
23:14	MEASUREDLY	0xXXX	RW	Set Measure Delay
	Configure measure de	elay. Sensor me	asuring is	delayed for MEASUREDLY EXCLK cycles.
13:6	SAMPLEDLY	0xXX	RW	Set Sample Delay
	Configure sample del	ay. Sampling wil	ll occur afte	er SAMPLEDLY SAMPLECLK cycles.
5:0	EXTIME	0xXX	RW	Set Excitation Time
	Configure excitation to	ime. Excitation v	vill last EX	TIME EXCLK cycles.

## 28.5.29 LESENSE\_CHx\_INTERACT - Scan Configuration (Async Reg)

Offset						Ві	it Position		
0x244	29 29 37 27 27 28 27 27 27 27 28 28 29 27 27 27 27 27 27 27 27 27 27 27 27 27	2 2 2 2 2	21	20	19	18 17	9 5 4	13	0 1 2 3 4 6 9 10 11
Reset			×	×	×	XXO	XXO	XX	XXXX
Access			₹ N	RW W	₩ M	R W	A W	A.W.	RW
Name			ALTEX	SAMPLECLK	EXCLK	EXMODE	SETIF	SAMPLE	THRES
Bit	Name	Reset	Ac	ces	s	Descrip	tion		
31:22	Reserved	To ensure con tions	npati	bility	/ Wi	th future	devices, al	ways wr	ite bits to 0. More information in 1.2 Conven-
21	ALTEX	Х	RV	V		Use Alte	ernative Ex	cite Pin	
	If set, alternative e	excite pin will be use	d fo	r exc	citat	tion			
20	SAMPLECLK	X	RV	V		Select (	Clock Used	for Tim	ing of Sample Delay
	This bit is used to	configure which clo	ck is	use	ed fo	or timing	of SAMPLE	DLY	
	Value	Mode				Descript	tion		
	0	LFACLK				LFACLK	will be use	d for tim	ing
	1	AUXHFRCO				AUXHFI	RCO will be	used fo	r timing
19	EXCLK	Х	RV	V		Select 0	Clock Used	for Exc	itation Timing
	This bit is used to	configure which clo	ck is	use	ed fo	or timing	of EXTIME	and ME	ASUREDLY
	Value	Mode				Descript	tion		
	0	LFACLK				LFACLK	will be use	d for tim	ing
	1	AUXHFRCO				AUXHFI	RCO will be	used fo	r timing
18:17	EXMODE	0xX	RV	<b>V</b>		Set GPI	O Mode		
	GPIO mode for the	e excitation phase o	f the	sca	an s	equence	e. Note that	DACOU	T is only available on channels 4, 5, 7, 10, 12,
	Value	Mode				Descript	tion		
	0	DISABLE				Disable	d		
	1	HIGH				Push Pu	ıll, GPIO is (	driven hi	igh
	2	LOW				Push Pu	ıll, GPIO is (	driven lo	w
	3	DACOUT				VDAC o	utput		
16:14	SETIF	0xX	RV	V		Enable	Interrupt G	eneratio	on
	Select interrupt ge	neration mode for 0	:Hx	inter	rup	t flag.			
	Value	Mode				Descript	tion		

Bit	Name	Reset	Access	Description
	0	NONE		No interrupt is generated
	1	LEVEL		Set interrupt flag if the sensor triggers.
	2	POSEDGE		Set interrupt flag on positive edge of the sensor state
	3	NEGEDGE		Set interrupt flag on negative edge of the sensor state
	4	BOTHEDGI	ES	Set interrupt flag on both edges of the sensor state
13:12	SAMPLE	0xX	RW	Select Sample Mode
	Select measurer	ment to be used for	evaluation	
	Value	Mode		Description
	0	ACMPCOU	NT	Counter output will be used in evaluation
	1	ACMP		ACMP output will be used in evaluation
	2	ADC		ADC output will be used in evaluation
	3	ADCDIFF		Differential ADC output will be used in evaluation
11:0	THRES	0xXXX	RW	ACMP Threshold or VDAC Data

# 28.5.30 LESENSE\_CHx\_EVAL - Scan Configuration (Async Reg)

Offset									Bi	t P	osi	tion																
0x248	30 33	28	26	25	23	22	20	6 8	17	16	7	5 4	13	5 5	1 =	: (	2 ,	၁ ြ	∞	7	9	7.	, ,	4	က	7	- (	_ >
Reset			1		1	XXO	×	XXO	×	×					J.	1			>>>>	VVVVV	1			1			1	
Access						A W	RW	A W	RW	S.																		
Name						MODE	SCANRESINV	STRSAMPLE	DECODE	COMP									COMPTUBER									
Bit	Name			Reset	t	Ac	ces	s Des	crip	tio	n																	
31:23	Reserved			To en	sure	compati	bility	/ with fu	ture	de	vic	es, al	way	ys v	vrite	bit	s to	O. N	Мог	e in	fori	mat	tion	in	1.2	Con	ven-	
22:21	MODE			0xX		RV	٧	Con	figu	re	Εv	aluati	ion	Мс	de													_
	Select which	ch evalu	uatio	n mode	e to b	e used	on tl	ne meas	sure	mei	nt r	esult																
	Value			Mode				Des	cript	ion																		
	0			THRE	S			Thre	esho	ld c	con	nparis	on	isι	sed	to	eva	luat	e s	ens	or ı	esı	ult					
	1			SLIDI	NGW	/IN		Slidi	ing v	vino	vob	is us	sed	to	evalı	uat	e se	ensc	or r	esul	t							
	2			STEP	DET			Step	det	ect	ion	is us	ed	to e	evalu	ıate	e se	nso	r re	sult								
20	SCANRES	INV		Х		RV	V	Ena	ble	Inv	ers	ion c	of R	Res	ult													_
	If set, the b	oit store	d in	SCAN	RES	will be ir	nver	ted.																				
19:18	STRSAMP	LE		0xX		RV	V	Ena	ble	Sto	rin	g of	Ser	nso	r Sa	mp	ole i	n R	es	ult E	3uf	fer						
	If set, the s	ensor s	amp	ole valu	e wil	be stor	ed a	and avai	lable	e in	the	e resu	ılt b	ouff	er													
	Value			Mode				Des	cript	ion																		
	0			DISA	BLE			Noth	ning	will	l be	store	ed i	n th	e re	sul	t bu	ffer.	•									
	1			DATA				The	sen	sor	sa	mple	dat	ta v	ill be	e si	ore	d in	the	e res	sult	bu	ffer					
	2			DATA	SRC			The sam				ce (i.e	e., t	he	chan	ne	l) w	ill be	e st	ore	d a	long	gsid	de t	he s	ens	or	
17	DECODE			Х		RV	V	Sen	d R	esu	ılt t	o De	coc	der														_
	If set, the r	esult fro	om tl	nis cha	nnel	will be s	hifte	d into th	ne d	eco	de	r regis	ster	r.														
16	COMP			Х		RV	V	Sele	ect N	/loc	de 1	or Th	re	shc	ld C	on	пра	riso	n									_
	Set compa	re mod	e for	thresh	old c	omparis	ons	(CHx_I	NTE	RA	СТ	_SAN	ИРI	LE !	= A(	СМ	P a	nd C	CH	(_E\	VΑI	N	101	DE :	== 7	ΓHR	ES).	
	Value			Mode				Des	cript	ion																		
	0			LESS				Com	npar	isor	n e	valua	tes	to	1 if s	en	sor	data	a is	less	s th	an	CC	MF	тн	RES		
	1			GE				Con				valua	tes	to	1 if s	en	sor	data	a is	gre	ate	r th	an	or e	equa	al to		

Bit	Name	Reset	Access	Description
15:0	COMPTHRES	0xXXXx	RWH	Decision Threshold for Sensor Data
	bitfield is written by L	ESENSE, and o	contains th	ed to configure threshold used for comparison. In step detection mode, this e value from previous sensor measurement. In sliding window mode, this window base for the given channel.

### 29. GPCRC - General Purpose Cyclic Redundancy Check



#### **Quick Facts**

#### What?

The GPCRC is an error-detecting module commonly used in digital networks and storage systems to detect accidental changes to data.

#### Why?

The GPCRC module can detect errors in data, giving a higher system reliability and robustness.

#### How?

Blocks of data entering GPCRC module can have a short checksum, based on the remainder of a polynomial division of their contents; on retrieval the calculation is repeated, and corrective action can be taken against presumed data corruption if the check values do not match.

#### 29.1 Introduction

The GPCRC module is a slave peripheral that implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7(IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application. Common 16-bit polynomials are 0x1021 (CCITT-16), 0x3D65 (IEC16-MBus), and 0x8005 (zigbee, 802.15.4, and USB).

#### 29.2 Features

- Programmable 16-bit polynomial, fixed 32-bit polynomial
- · Byte-level bit reversal for the CRC input
- Byte-order reorientation for the CRC input
- · Word or half-word bit reversal of the CRC result
- · Ability to configure and seed an operation in a single register write
- · Single-cycle CRC computation for 32-, 16-, or 8-bit blocks
- · DMA operation

## 29.3 Functional Description

An overview of the GPCRC module is shown in Figure 29.1 GPCRC Overview on page 1019.





Figure 29.1. GPCRC Overview

#### 29.3.1 Polynomial Specification

POLYSEL in GPCRC\_CTRL selects between 32-bit and 16-bit polynomial functions. When a 32-bit polynomial is selected, the fixed IEEE 802.3 polynomial(0x04C11DB7) is used. When a 16-bit polynomial is selected, any valid polynomial can be defined by the user in GPCRC\_POLY.

A valid 16-bit CRC polynomial must have an  $x^{16}$  term and an  $x^{0}$  term. Theoretically, a 16-bit polynomial has 17 terms total. The convention used is to omit the  $x^{16}$  term. The polynomial should be written in **reversed** (little endian) bit order. The most significant bit corresponds to the lowest order term. Thus, the most significant bit in CRC\_POLY represents the  $x^{0}$  term, and the least significant bit in CRC\_POLY represents the  $x^{15}$  term. The highest significant bit of CRC\_POLY should always set to 1. The polynomial representation for the CRC-16-CCIT polynomial  $x^{16} + x^{12} + x^{5} + 1$ , or 0x8408 in reversed order, is shown in Figure 29.2 Polynomial Representation on page 1020.



CRC-16-CCITT Normal: 0x1021 Reversed: 0x8408

Figure 29.2. Polynomial Representation

### 29.3.2 Input and Output Specification

The CRC input data can be written to the GPCRC\_INPUTDATA, GPCRC\_INPUTDATAHWORD or GPCRC\_INPUTDATABYTE register via the APB bus based on different data size. If BYTEMODE in GPCRC\_CTRL is set, only the least significant byte of the data word will be used for the CRC calculation no matter which input register is written. There are also three output registers for different ordering. Reading from GPCRC\_DATA will get the result based on the polynomial in reversed order, while reading from GPCRC\_DATAREV will get the result based on the polynomial in normal order. The CRC calculation needs one clock cycle, reading from GPCRC\_DATA, GPCRC\_DATAREV or GPCRC\_DATABYTEREV register or writting to GPCRC\_CMD register is halted while the calculation is in progress.

#### 29.3.3 Initialization

The CRC can be pre-loaded or re-initialized by first writing a 32-bit programmable init value to INIT in GPCRC\_INIT and then setting INIT in GPCRC\_CMD. It can also be re-initialized automatically when read from DATA, DATAREV or DATABYTEREV provided that AUTOINIT in GPCRC\_CTRL is set, the CRC would be re-initialized with the stored init value.

### 29.3.4 DMA Usage

A DMA channel may be used to transfer data into the CRC engine. All bytes and half-word writes must be word-aligned. The recommended DMA usage model is to use the DMA to transfer all avaliable words of data and use software writes to capture any remaining bytes.

### 29.3.5 Byte-Level Bit Reversal and Byte Reordering

The byte-level bit reversal and byte reordering operations occur before the data is used in the CRC calculation. Byte reordering can occur on words or half words. The hardware ignores the BYTEREVERSE field with any byte writes or operations with byte mode enabled (BYTEMODE = 1), but the bit reversal settings (BITREVERSE) are still applied to the byte. 32-bit little endian MSB-first data can be treated like 32-bit little endian LSB-first data, as shown in Figure 29.3 Data Ordering Example - 32-bit MSB -first to LSB-first on page 1021. In this example, 32-bit data is written to GPCRC\_INPUTDATA, BYTEREVERSE is set for byte ordering, and BITREVERSE is set for byte-level bit reversal.




Figure 29.3. Data Ordering Example - 32-bit MSB -first to LSB-first

When handling 16-bit data, the byte reordering function only swap the two lowest bytes and clear the two highest bytes, as shown in Figure 29.4 Data Ordering Example - 16-bit MSB -first to LSB-first on page 1022. In this example, 16-bit data is written to GPCRC\_IN-PUTDATAHWORD, BYTEREVERSE is set for byte ordering, and BITREVERSE is set for byte-level bit reversal.




Figure 29.4. Data Ordering Example - 16-bit MSB -first to LSB-first

Assuming a word input byte order of B3 B2 B1 B0, the values used in the CRC calculation for the various settings of the byte-level bit reversal and byte reordering are shown in Table 29.1 Byte-Level Bit Reversal and Byte Reordering Results (B3 B2 B1 B0 Input Order) on page 1022.

Table 29.1. Byte-Level Bit Reversal and Byte Reordering Results (B3 B2 B1 B0 Input Order)

Input Width(bits)	BYTEREVERSE Setting	BITREVERSE Setting	Input to CRC Calculation
32	0	0	B3 B2 B1 B0
32	1	1	'B0 'B1 'B2 'B3
32	1	0	B0 B1 B2 B3
32	0	1	'B3 'B2 'B1 'B0
16	0	0	XX XX B1 B0
16	1	1	XX XX 'B0 'B1
16	1	0	XX XX B0 B1
16	0	1	XX XX 'B1 'B0
8	-	0	XX XX XX XX B0
8	-	1	XX XX XX XX 'B0

Input Width(bits)	BYTEREVERSE Setting	BITREVERSE Setting	Input to CRC Calculation								
Notes:											
1. X indicates a "don't	X indicates a "don't care".										
2. Bn is the byte field	within the word.										
3. 'Bn is the bit-revers	ed byte field within the word.										

# 29.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	GPCRC_CTRL	RW	Control Register
0x004	GPCRC_CMD	W1	Command Register
0x008	GPCRC_INIT	RWH	CRC Init Value
0x00C	GPCRC_POLY	RW	CRC Polynomial Value
0x010	GPCRC_INPUTDATA	W	Input 32-bit Data Register
0x014	GPCRC_INPUTDATAHWORD	W	Input 16-bit Data Register
0x018	GPCRC_INPUTDATABYTE	W	Input 8-bit Data Register
0x01C	GPCRC_DATA	R	CRC Data Register
0x020	GPCRC_DATAREV	R	CRC Data Reverse Register
0x024	GPCRC_DATABYTEREV	R	CRC Data Byte Reverse Register

# 29.5 Register Description

# 29.5.1 GPCRC\_CTRL - Control Register

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			'			•		•	•		•	•		'		'		'	0			0	0	0			'	0				0
Access																			R W			₩	₽	₽				₽				Z.
Name																			AUTOINIT			BYTEREVERSE	BITREVERSE	BYTEMODE				POLYSEL				Z

				AUTO BYTEF
Bit	Name	Reset	Access	Description
31:14	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
13	AUTOINIT	0	RW	Auto Init Enable
	Enables auto init by TEREV.	re-seeding the C	CRC result I	based on the value in INIT after reading of DATA, DATAREV or DATABY-
12:11	Reserved	To ensure co tions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
10	BYTEREVERSE	0	RW	Byte Reverse Mode
	Allows byte level rev	verse of bytes B3	8, B2, B1, B	30 within the 32-bit data word
	Value	Mode		Description
	0	NORMAL		No reverse: B3, B2, B1, B0
	1	REVERSED		Reverse byte order. For 32-bit: B0, B1, B2, B3; For 16-bit: 0, 0, B0, B1
9	BITREVERSE	0	RW	Byte-level Bit Reverse Enable
	Reverses bits within	each byte of the	: 32-bit data	a word
	Value	Mode		Description
	0	NORMAL		No reverse
	1	REVERSED		Reverse bit order in each byte
8	BYTEMODE	0	RW	Byte Mode Enable
	Treats all writes as I	oytes. Only the le	ast signific	ant byte of the data-word will be used for CRC calculation for all writes
7:5	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
4	POLYSEL	0	RW	Polynomial Select
	Selects 16-bit CRC	programmable p	olynomial o	or 32-bit CRC fixed polynomial
	Value	Mode		Description
	0	CRC32		CRC-32 (0x04C11DB7) polynomial selected
	1	16		16-bit CRC programmable polynomial selected

Bit	Name	Reset	Access	Description
3:1	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	CRC Functionality Enable
	Enables CRC fun	ectionality.		
	Value	Mode		Description
	0	DISABLE		Disable CRC function. Reordering function is available, only BITRE- VERSE and BYTEREVERSE bits are configurable in this mode
	1	ENABLE		Writes to inputdata registers result in CRC operations

# 29.5.2 GPCRC\_CMD - Command Register

Offset															Bi	t Po	sitio	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	ဝ	8	7	9	2	4	က	2	_	0
Reset		•						•	•		•		•	•			•				•					•						0
Access																																W
Name																																<u>L</u>

Bit	Name	Reset	Access	Description									
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-									
0	INIT	0	W1	Initialization Enable									
	Writing 1 to this bit initialize the CRC by writing the INIT value in CRC_INIT to CRC_DATA.												

# 29.5.3 GPCRC\_INIT - CRC Init Value

Offset															Bi	t Pc	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			00000000000000000000000000000000000000																													
Access																	E 2 Y															
Name																E	<u> </u>															

Bit	Name	Reset	Access	Description							
31:0	INIT	0x00000000	RWH	CRC Initialization Value							
	This value is loaded into CRC_DATA upon issuing the INIT command in CRC_CMD										

## 29.5.4 GPCRC\_POLY - CRC Polynomial Value

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset																								0000	00000			•		•		
Access																								<u> </u>	<u>}</u>							
Name																								>	<u></u>							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	POLY	0x0000	RW	CRC Polynomial Value

This value defines 16-bit POLY, which is used as the polynomial during the 16-bit CRC calculation. The polynomial is defined in reversed representation, meaning that the lowest degree term is in the highest bit position of POLY. Additionally, the highest degree term in the polynomial is implicit. Further examples of the CRC configuration can be found in the documentation.

### 29.5.5 GPCRC\_INPUTDATA - Input 32-bit Data Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	9	6	ω	7	9	5	4	က	2	_	0
Reset		000000000000000000000000000000000000000																														
Access																}	>															
Name																ATACT! ICIN	לוגטוס ואוו															

Bit	Name	Reset	Access	Description
31:0	INPUTDATA	0x00000000	W	Input Data for 32-bit
	CRC Input 32-bit Da	ata can be written	to this regi	ister. Each time this register is written, the CRC value is updated.

# 29.5.6 GPCRC\_INPUTDATAHWORD - Input 16-bit Data Register

Offset															Bi	t Po	sitio	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	5	4	· (*)	2	_	- 0
Reset																									000000							
Access																								:	>							
Name																									INPUIDAIAHWORD							
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	INPUTDATAHWORD	0x0000	W	Input Data for 16-bit
	CRC Input 16-bit Data	can be written	to this regi	ster. Each time this register is written, the CRC value is updated.

# 29.5.7 GPCRC\_INPUTDATABYTE - Input 8-bit Data Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	9	6	8	7	9	5	4	က	2	_	0
Reset		•			•								•			•		•				•							0000			
Access																												Š	>			
Name																												Ę	INPUIDAIABYIE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	INPUTDATABYTE	0x00	W	Input Data for 8-bit
	CRC Input 8-bit Data	can be written to	o this regis	ter. Each time this register is written, the CRC value is updated.

## 29.5.8 GPCRC\_DATA - CRC Data Register

Offset															Bi	t Po	sitio	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	2	4	က	2	_	0
Reset		000000000000000000000000000000000000000																														
Access																۵	_															
Name																TV	ב ב															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	R	CRC Data Register

CRC Data Register, read only. The CRC data register may still be indirectly written from software, by writing the INIT register and then issue an INITIALIZE command.

## 29.5.9 GPCRC\_DATAREV - CRC Data Reverse Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			00000000000000000000000000000000000000																													
Access																٥	צ															
Name																\	DAIAREV															

Bit	Name	Reset	Access	Description
31:0	DATAREV	0x00000000	R	Data Reverse Value

Bit reversed version of CRC Data register. When a 32-bit CRC polynomial is selected, the reversal occurs on the entire 32-bit word. When a 16-bit CRC polynomial is selected, the bits [15:0] are reversed.

# 29.5.10 GPCRC\_DATABYTEREV - CRC Data Byte Reverse Register

Offset														В	it Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	50	19	17	16	15	14	13	12	1	10	6	8	7	9	5	4	က	2	_	0
Reset															000000000000000000000000000000000000000	000000000															
Access	δ α																														
Name															DATABVTEBEV	א א א א א א א א א א א א א א א א א א א															
Bit	Na	me					Re	set			Acc	ess	Des	scri	otion																

Bit	Name	Reset	Access	Description
31:0	DATABYTEREV	0x00000000	R	Data Byte Reverse Value
	Byte reversed version	of CBC Data re	naistor Wh	on a 32 hit CDC notynomial is solected, the hytes are swizzled to (DO D1

Byte reversed version of CRC Data register. When a 32-bit CRC polynomial is selected, the bytes are swizzled to {B0, B1, B2, B3}. When a 16-bit CRC polynomial is selected, the bytes are swizzled to {0, 0, B0, B1}.

#### 30. TRNG - True Random Number Generator



#### **Quick Facts**

#### What?

The TRNG module is a non-deterministic random number generator based on a full hardware solution.

#### Why?

Secure cryptography commonly relies on randomlygenerated numbers for key generation. Software solutions for random number generation do not usually produce results with enough entropy to satisfy existing standards. Dedicated hardware can provide suitable entropy in an energy-efficient, non-intrusive manner, while also relieving software burden.

#### How?

Ring oscillators and sampling logic combine to produce non-deterministic random numbers.

#### 30.1 Introduction

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG output passes the NIST 800-22 and AIS31 test suites.

#### 30.2 Features

- · Simple bus interface to access random numbers, control, and status registers
- · 64 x 32-bit FIFO for random number access
- · Interrupt sources from different FIFO, error, and noise alarm events
- · Passes NIST 800-22 and AIS31
- · Ready for NIST 800-90B
- · Health tests compliant to NIST 800-90B and AIS31

#### 30.3 Functional Description

Software drivers provided by Silicon Labs offer a simple API interface to the TRNG module. It is highly recommended to use the provided software librariesto access the TRNG module. An overview of the TRNG module is shown in Figure 30.1 TRNG Overview on page 1031.




Figure 30.1. TRNG Overview

#### 30.3.1 Built-In Tests

The TRNG module includes several built-in tests to detect issues with the noise source, ensure entropy, and meet cryptography standards. The Repetition Count Test and Adaptive Proportion Test with window sizes of 64 and 4096 bits described in section 6.5.1.2 of NIST-800-90B (http://csrc.nist.gov/publications/drafts/800-90/draft-sp800-90b.pdf) are implemented in hardware and run continuously on the data. All three tests have corresponding interrupt flags that can optionally be used to generate a system interrupt.

The AIS31 Online Test described in section 5.5.3 of https://www.bsi.bund.de/SharedDocs/Downloads/DE/BSI/Zertifizierung/Interpretationen/AIS\_31\_Functionality\_classes\_for\_random\_number\_generators\_e.pdf is also implemented in hardware, and runs continuously on the data. Both the preliminary noise alarm and the noise alarm are optionally available as interrupt sources from the TRNG module. If a noise alarm occurs, the TRNG will be shut down, and must be reset with a software reset.

Additionally, the NIST-800-90B and AIS31 startup tests may be optionally enabled or disabled by software. The NIST-800-90B startup test is enabled if the CONTROL\_BYPNIST bit is cleared to 0. The AIS31 startup test is likewise enabled when CONTROL\_BYPAIS31 is cleared to 0. If either the NIST-800-90B or AIS31 startup tests are enabled, no data will be written to the output FIFO until the startup requirements for these tests pass.

#### 30.3.2 FIFO Interface

The TRNG module includes a 64-word output FIFO to hold the output data as it becomes available. The number of 32-bit words available in the FIFO may be checked at any time by reading the FIFOLEVEL register. When the FIFO is completely filled, the TRNG will be shut down, the STATUS\_FULLIF flag will be set, and no further data will be written to the FIFO until the FIFO has been flushed. Data may be read from the FIFO one word (32-bits) at a time via the FIFO register. The STATUS\_FULLIF flag is cleared upon reading the FIFOLEVEL register.

### 30.3.3 Data Format - Byte Ordering

All cryptographic data is handled following the big-endian format (AES standard). The first byte (lowest address) of the data is the Most Significant Byte (MSB). However, the bus interfaces on the core use little endian format for internal byte ordering within a 32-bit word. The Least Significant Byte (LSB) within a word is stored at the lowest address.

For example, a 128-bit block 0x00112233445566778899AABBCCDDEEFF is read from the FIFO in the following order:

Word 1 = 0x33221100

Word 2 = 0x77665544

Word 3 = 0xBBAA9988

Word 4 = 0xFFDDEECC

This is important to note when checking the conditioning function for validity. The KEY registers also follow this standard, with KEY0 holding the MSB of a 128-bit value and KEY3 holding the LSB.

### 30.3.4 TRNG Usage

It is highly recommended to use the software libraries provided by Silicon Labs to access the TRNG module. The information in the following sections are reference for users who choose to write their own low-level software drivers.

### 30.3.4.1 Checking the Conditioning Function

The conditioning function receives 512 bits from the entropy source and generates 128 bits of output. The conditioning function can be tested by writing a known key and known data into the block with test mode enabled, then validating against the expected output. The sequence of operations to test the conditioning function is as follows:

- 1. Apply a software reset by setting CONTROL SOFTRESET to 1, then clearing it to 0.
- 2. Configure the CONTROL register. Important configuration options include:
  - Enable test mode by setting CONTROL\_TESTEN to 1.
  - Ensure the conditioning function is used by clearning CONTROL\_CONDBYPASS to 0.
- 3. Write the key into registers KEY0, KEY1, KEY2, and KEY3.
- 4. Write the 512 bits of known data to TESTDATA 32 bits at a time, polling for STATUS\_TESTDATABUSY = 0 after each write.
- 5. Read the 128-bit result from the FIFO 32 bits at a time.

Table 30.1 Known-Answer Test for Conditioning Function on page 1033 shows an example with a given key, known data input, and expected output (taken from section F.2.1 in http://csrc.nist.gov/publications/nistpubs/800-38a/sp800-38a.pdf).

Table 30.1. Known-Answer Test for Conditioning Function

	128-bit Format	32-bit Bus Format
Key	0x2B7E151628AED2A6ABF7158809CF4F3C	0x16157E2B
-		0xA6D2AE28
		0x8815F7AB
		0x3C4FCF09
Input	0x6BC0BCE12A459991E134741A7F9E1925	0xE1BCC06B
•		0x9199452A
		0x1A7434E1
		0x25199E7F
	0xAE2D8A571E03AC9C9EB76FAC45AF8E51	0x578A2DAE
		0x9CAC031E
		0xAC6FB79E
		0x518EAF45
	0x30C81C46A35CE411E5FBC1191A0A52EF	0x461CC830
		0x11E45CA3
		0x19C1FBE5
		0xEF520A1A
	0xF69F2445DF4F9B17AD2B417BE66C3710	0x45249FF6
		0x179B4FDF
		0x7B412BAD
		0x10376CE6
Expected output	0x3FF1CAA1681FAC09120ECA307586E1A7	0xA1CAF13F
		0x09AC1F68
		0x30CA0E12
		0xA7E18675

#### 30.3.4.2 Checking the Entropy Source

The entropy source may be checked using the three built in test sources: repetition count, 64-sample adaptive proportion, and 4096-sample adaptive proportion. The entropy source may be tested using the following sequence:

- 1. Apply a software reset by setting CONTROL SOFTRESET to 1, then clearing it to 0.
- 2. Configure the CONTROL register. Important configuration options include:
  - Disable test mode by clearing CONTROL TESTEN to 0.
  - Bypass the conditioning function by setting CONTROL CONDBYPASS to 1.
  - Enable the TRNG by setting CONTROL\_ENABLE to 1.
- 3. Check the FIFOLEVEL register to monitor the amount of generated random numbers or wait for the STATUS\_FULLIF flag to set, indicating the FIFO is full. Note that STATUS\_FULLIF may be configured to generate an interrupt if desired.
- 4. When FIFOLEVEL has reached the expected value or when STATUS\_FULLIF is set, read the random numbers using the FIFO register. Those values can be discarded.
- 5. Continue reading and discarding the random data until at least 4097 x 2 bits (257 x 32-bit words) have been read. This ensures that enough time has passed for the longest test to run.
- 6. Check the STATUS register for error flags.

#### 30.3.4.3 Programming a Random Key

- 1. Check the FIFOLEVEL register to monitor the amount of generated random numbers or wait for the STATUS\_FULLIF flag to set, indicating the FIFO is full. Note that STATUS\_FULLIF may be configured to generate an interrupt if desired.
- 2. When FIFOLEVEL has reached the expected value or when STATUS\_FULLIF is set, read the random numbers using the FIFO register.
- Use four 32-bit random values to program a random key to the KEY0, KEY1, KEY2, and KEY3 registers.
- 4. Apply a software reset by setting CONTROL\_SOFTRESET to 1, then clearing it to 0. This will flush the FIFO data.

#### 30.3.4.4 Reading Samples

- Check the FIFOLEVEL register to monitor the amount of generated random numbers or wait for the STATUS\_FULLIF flag to set, indicating the FIFO is full. Note that STATUS\_FULLIF may be configured to generate an interrupt if desired.
- When FIFOLEVEL has reached the expected value or when STATUS\_FULLIF is set, read the random numbers using the FIFO register.

### 30.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	TRNGn_CONTROL	RW	Main Control Register
0x004	TRNGn_FIFOLEVEL	R(a)	FIFO Level Register
0x00C	TRNGn_FIFODEPTH	R	FIFO Depth Register
0x010	TRNGn_KEY0	RW	Key Register 0
0x014	TRNGn_KEY1	RW	Key Register 1
0x018	TRNGn_KEY2	RW	Key Register 2
0x01C	TRNGn_KEY3	RW	Key Register 3
0x020	TRNGn_TESTDATA	RW	Test Data Register
0x030	TRNGn_STATUS	RWH	Status Register
0x034	TRNGn_INITWAITVAL	RW	Initial Wait Counter
0x100	TRNGn_FIFO	R(a)	FIFO Data

# 30.5 Register Description

# 30.5.1 TRNGn\_CONTROL - Main Control Register

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset			'		'	'		•						'		'			0	0	0	0	0	0	0	0	0	0	0	0		0
Access																			₽	₹	₽	₹	ΑW	₹	R M	₽	₩ M	₽	M	Z.		RW
Name																			BYPAIS31	BYPNIST	FORCERUN	ALMIEN	PREIEN	SOFTRESET	FULLIEN	APT4096IEN	APT64IEN	REPCOUNTIEN	CONDBYPASS	TESTEN		ENABLE

	·			
Bit	Name	Reset A	ccess	Description
31:14	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven
13	BYPAIS31	0 R	RW	AIS31 Start-up Test Bypass.
	Bypass for AIS31	startup test.		
	Value	Mode		Description
	0	NORMAL		AIS31 startup test is applied. No data will be written to the FIFO until the test passes.
	1	BYPASS		AIS31 startup test is bypassed.
12	BYPNIST	0 R	RW	NIST Start-up Test Bypass.
	Bypass for NIST-8	00-90B startup test.		
	Value	Mode		Description
	0	NORMAL		NIST-800-90B startup test is applied. No data will be written to the FIFO until the test passes.
	1	BYPASS		NIST-800-90B startup test is bypassed.
11	FORCERUN	0 R	RW	Oscillator Force Run
	Set this bit to force	e oscillators to run ever	n when	FIFO is full.
	Value	Mode		Description
	0	NORMAL		Oscillators will shut down when FIFO is full
	1	RUN		Oscillators will continue to run even after FIFO is full
10	ALMIEN	0 R	RW	Interrupt enable for AIS31 noise alarm
	Enable/disable Als	S31 noise alarm interru	upt.	
9	PREIEN	0 R	RW	Interrupt enable for AIS31 preliminary noise alarm
				C C
	Enable/disable Als	S31 preliminary noise a	alarm in	terrupt.

Bit	Name	Reset Acc	ess Description
	Value	Mode	Description
	0	NORMAL	Module not in reset
	1	RESET	The continuous test, the conditioning function and the FIFO are reset
7	FULLIEN	0 RW	Interrupt Enable for FIFO Full
	Enable/Disable FIF0	) full interrupt.	
6	APT4096IEN	0 RW	Interrupt Enable for Adaptive Proportion Test Failure (4096-sample Window)
	Enable/Disable 4096	6-sample Adaptive Prop	portion test failure interrupt.
5	APT64IEN	0 RW	Interrupt Enable for Adaptive Proportion Test Failure (64-sample Window)
	Enable/Disable 64-s	ample Adaptive Propor	tion test failure interrupt.
4	REPCOUNTIEN	0 RW	Interrupt Enable for Repetition Count Test Failure
	Enable/Disable Rep	etition Count Test failur	e interrupt.
3	CONDBYPASS	0 RW	Conditioning Bypass
	Enables bypassing of	of the conditioning func	tion (to observe entropy source directly).
	Value	Mode	Description
	0	NORMAL	The conditionig function is used
	1	BYPASS	The conditioning function is bypassed
2	TESTEN	0 RW	Test Enable
	Selects the input for	the conditioning function	on and continuous tests.
	Value	Mode	Description
	0	NOISE	Non-determinsite random number generation
	1	TESTDATA	Pseudo-random number generation
1	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
0	ENABLE	0 RW	TRNG Module Enable
	Enable the TRNG. T	he module will generat	e random numbers unless the FIFO is full.
	Value	Mode	Description
	0	DISABLED	Module disabled
	1	ENABLED	Module enabled

# 30.5.2 TRNGn\_FIFOLEVEL - FIFO Level Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	5	4	က	2	_	0
Reset																0000000	000000000000000000000000000000000000000															
Access																۵	۲															
Name																	U A F O E															

Bit	Name	Reset	Access	Description
31:0	VALUE	0x00000000	R	FIFO Level
	Number of 32-bit word read.	ds of random da	ta available	e in the FIFO. The STATUS_FULLIF flag is cleared when FIFOLEVEL is

# 30.5.3 TRNGn\_FIFODEPTH - FIFO Depth Register

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset	000000000000000000000000000000000000000																															
Access																۵	۷															
Name						·		·		·	·			·	·		)     					·		·		·	·			·		

Bit	Name	Reset	Access	Description
31:0	VALUE	0x00000040	R	FIFO Depth.
	Maximum number of	32-bit words tha	t can be st	ored in the FIFO.

# 30.5.4 TRNGn\_KEY0 - Key Register 0

Offset														Bit P	ositi	on														
0x010	30	29	28	27	26	25	24	23	22	21	20	6 4	9	17	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	-	0
Reset															oooooooo															
Access														i	≩ Ƴ															
Name														!	VALUE															
Bit	Name	)				Re	set			Acc	cess	D	esc	criptio	1															

Key 0

# 30.5.5 TRNGn\_KEY1 - Key Register 1

AES Key 32-bit sub-word 0 (MSB).

0x00000000

RW

VALUE

31:0

Offset															Bi	t Po	siti	on														
0x014	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	000000000000000000000000000000000000000															
Access																2	2															
Name																	, , ,															

Bit	Name	Reset	Access	Description
31:0	VALUE	0x00000000	RW	Key 1
	AES Key 32-bit sub-w	ord 1.		

# 30.5.6 TRNGn\_KEY2 - Key Register 2

Offset														Bit Po	siti	on														
0x018	31	29	28	27	26	25	24	23	22	21	20	6 6	<u>∞</u>	17	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	-	0
Reset															0000000000															
Access														í	<b>}</b>															
Name														<u>L</u>	VALOE															
Bit	Nam	е				Re	set			Acc	cess	De	esc	cription																

Bit	Name	Reset	Access	Description
31:0	VALUE	0x00000000	RW	Key 2
	AES Key 32-bit sub-w	ord 2.		

# 30.5.7 TRNGn\_KEY3 - Key Register 3

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset														•		000000000000000000000000000000000000000	00000000000															
Access																7	2															
Name																	VALUE															

Bit	Name	Reset	Access	Description
31:0	VALUE	0x00000000	RW	Key 3
	AES Key 32-bit sub-w	ord 3 (LSB).		

# 30.5.8 TRNGn\_TESTDATA - Test Data Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	0000000000															
Access																2	2															
Name																	A V V V V															

Bit	Name	Reset	Access	Description
31:0	VALUE	0x00000000	RW	Test data input to conditioning function or to the continuous tests

Each word written to this register represents 32 bits of input data for the selected test in test mode (CONTROL\_TESTEN = 1). TESTDATABUSY in the STATUS register will be set to 1 each time data is written, and will clear to 0 when the next data word can be written. Writes to this register are ignored if the TESTEN bit in the CONTROL register is 0.

# 30.5.9 TRNGn\_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	8	7	9	2	4	က	2	_	0
Reset		•													•		•						0	0	0	0	0	0				0
Access																							ď	RWH	œ	œ	22	2				2
Name																							ALMIF	PREIF	FULLIF	APT4096IF	APT64IF	REPCOUNTIF				TESTDATABUSY

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9	ALMIF	0	R	AIS31 Noise Alarm interrupt status
	Set when a noise ala	arm is detected in	the AIS31	online test.
8	PREIF	0	RWH	AIS31 Preliminary Noise Alarm interrupt status
	Set when a prelimina	ary noise alarm is	detected i	in the AIS31 online test.
7	FULLIF	0	R	FIFO Full Interrupt Status
	Set when the FIFO i	s full. The STATU	S_FULLIF	flag is cleared by reading FIFOLEVEL.
6	APT4096IF	0	R	Adaptive Proportion test failure (4096-sample window) interrupt status
	Set when an Adaptiv	e Proportion test	(4096-san	nple window) failure occurs.
5	APT64IF	0	R	Adaptive Proportion test failure (64-sample window) interrupt status
	Set when an Adaptiv	e Proportion test	(64-sampl	e window) failure occurs.
4	REPCOUNTIF	0	R	Repetition Count Test Interrupt Status
	Set when a Repetition	on Count Test fail	ure occurs	
3:1	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	TESTDATABUSY	0	R	Test Data Busy
	Indicates that data w	vritten to TESTDA	TA is bein	g processed.
	Value	Mode		Description
	0	IDLE		TESTDATA write is finished processing or no test in progress.
	1	BUSY		TESTDATA write is still being processed.

# 30.5.10 TRNGn\_INITWAITVAL - Initial Wait Counter

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset								•																				L .	L L S			
Access																												2	<u>}</u>			
Name																													A C C L			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	VALUE	0xFF	RW	Wait counter value
	Number of clock cycle	es to wait before	sampling	data from the noise source.


# 30.5.11 TRNGn\_FIFO - FIFO Data (Actionable Reads)

Offset	Bit Position																															
0x100	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	00000000000000000000000000000000000000																															
Access																۵	۷															
Name																	A A L O L															

Bit	Name	Reset	Access	Description						
31:0	VALUE	0x00000000	R	FIFO Read Data						
	Data may be read from the FIFO 32 bits at a time using this register.									

### 31. CRYPTO - Crypto Accelerator





#### **Quick Facts**

#### What?

A fast and energy efficient autonomous hardware accelerator for AES encryption and decryption with 128- or 256-bit keys, ECC over prime and binary Galois finite fields, SHA-1, SHA-224 and SHA-256.

#### Why?

Efficient cryptography with little or no CPU intervention helps to meet the speed and energy demands of the application. Hardware implementations are generally more secure against side-channel attacks than software implementations.

#### How?

Programmable sequences of instructions on big numbers allow fast processing with little CPU intervention. Furthermore, CRYPTO is linked to the Buffer Controller (BUFC), thus enabling fast and efficient autonomous cipher operations on data buffer content.

#### 31.1 Introduction

The CRYPTO module allows efficient acceleration of common cryptographic operations and allows these to be used efficiently with a low CPU load. Operations performed by CRYPTO can be set up as a sequence of instructions on a set of 128-bit, 256-bit or 512-bit registers to implement or accelerate Elliptic Curve Cryptography (ECC), SHA-1, SHA-224, SHA-256, and various block cipher modes based on the Advanced Encryption Standard, also known as AES (FIPS-197).

CRYPTO is capable of autonomously fetching data, performing cipher operations and storing data across multiple blocks. When the source data is not a multiple of 16 bytes (128 bits), Zero-padding can be included in the last block. Block operations such as Counter Mode (CTR), Electronic Code Book (ECB), Cipher Block Chaining (CBC), Cipher Feedback (CFB) and Output Feedback (OFB) are easily implemented. Block Cipher modes of operation such as Electronic Code Book (ECB), Counter Mode (CTR), Cipher Block Chaining (CBC), CBC-MAC (CBC Message Authentication Code), CCM (Counter with CBC-MAC) and GCM (Galois Counter mode) are easily implemented.

CRYPTO is delivered with an extensive software library in Simplicity Studio that implements all major cryptographic algorithms, including but not limited to AES, SHA-1, SHA-2, ECC, and legacy algorithms DES, 3DES, MD4, MD5 and RC4. The implementation accelerates the algorithms using CRYPTO when possible.

#### 31.2 Features

- · Efficient AES core
  - Encryption/decryption using 128-bit key (54 clock cycles) or 256-bit key (75 clock cycles)
  - · Key buffer
  - Supports autonomous cipher block modes (e.g. ECB, CTR, CBC, PCBC, CFB, CBC-MAC, GMAC, CCM, CCM\* and GCM) across multiple blocks
- Accelerated SHA-1, SHA-224 and SHA-256
- · Accelerated Elliptic Curve Cryptography (ECC)
  - · Binary and Prime fields
  - Supports NIST recommended curves: P-192, P-224, P-256, K-163, K-233, B-163, and B-233
- · Galois/Counter Mode (GCM)
  - · ALU operations on GCM GF(2^128) field
- Flexible 256-bit ALU and sequencer
  - 5 general purpose 256-bit registers
  - · Supports ADD, SUB, MUL, shift, XOR, etc.
  - Up to 20 instructions can be chained to implement various block cipher modes
- · Efficient operation
  - · Automatic data loading and storing from registers (through BUFC, the buffer controller)
  - · DMA request signals for data read and write
  - · Optional XOR Data write
  - · Interrupt on finished operations
- · Extensive software support
  - · Extensive software library in Simplicity Studio
  - Implements all major cryptographic algorithms: AES, SHA-1, SHA-2, and ECC
  - · Implements legacy algorithms: DES, 3DES, MD4, MD5, and RC4
  - · Hardware accelerated when possible

### 31.3 Usage and Programming Interface

Many security systems fail due to mistakes in the implementation. Therefore implementations should be left to experts in cryptographic algorithms.

To solve this, the module is supported by an hardened cryptography software library and API delivered through Silicon Labs' Simplicity Studio. The software API is a frontend for performing all supported cryptographic operations both for radio-protocols and applications, and must be used to receive prompt support.

### 31.4 Functional Description

A block diagram of the CRYPTO module is shown in Figure 31.1 CRYPTO Overview on page 1045.




Figure 31.1. CRYPTO Overview

#### 31.4.1 Data and Key Registers

The CRYPTO module contains five 256-bit registers. Accelerators are implemented through instructions operating on these registers, either by copying data between registers and external components like the BUFC or through DMA, or by executing instructions on the registers.

Depending on the instruction, the registers can be accessed as 128-bit, 256-bit or 512-bit registers. The registers can also be accessed through different interface registers to achieve different results.

When writing to and reading from the CRYPTO\_DATAx, CRYPTO\_KEY, CRYPTO\_KEYBUF, CRYPTO\_DDATAx and CRYPTO\_QDATAx registers, the least significant part is accessed first and the most significant part last, see Figure 31.2 CRYPTO Data and Key Register Operation on page 1047. The same is the case for the XOR and byte-access registers for DATA0 and DATA1. It is important to note that some of the 256-bit registers are composed of the 128-bit registers, and both the 512-bit registers are composed of the 256-bit registers.

**Note:** From here on, the 128, 256 and 512-bit registers are named DATAx, DDATAx, QDATAx, etc, And the access-points to these registers are named CRYPTO\_DATAx, CRYPTO\_DDATAx, CRYPTO\_QDATAx, etc.

DATA0 can be accessed through CRYPTO\_DATA0 (32-bit), CRYPTO\_DATA0XOR (32-bit), CRYPTO\_DATA0BYTE (8-bit) and CRYPTO\_DATA0XORBYTE (8-bit). Direct access to bytes 12 - 15 is available through CRYPTO\_DATA0BYTE12-15 (8-bit). The DATA0XOR (in CRYPTO\_DATA0XOR) is used for XOR'ing a value with the current value in DATA0. This is used in a large variety of block cipher modes. All of these registers operate on DATA0.

DATA1 can be accessed through CRYPTO\_DATA1 (32-bit) and CRYPTO\_DATA1BYTE (8-bit).

The remaining data registers have regular 32-bit access through their respective registers. Note that all data registers require a full read or write to be fully accessed. This means that the 128-bit registers need four 32-bit reads/writes, the 256-bit registers need 8 reads/writes and the 512-bit registers need 16 reads/writes. For a read, if all read accesses are not done, the register will end up as a shifted version of the original value.

**Note:** For byte-wise data accesses (DDATAxBYTE, DATAxBYTE, etc.), all reads and writes must be performed in groups of 4, due to internal buffering and shifting of 32 bits at a time. Accessing a number of bytes that is not a multiple of four can cause data incoherency in all of the data registers.

The KEY and KEYBUF registers are 256 bit wide when AES256 is set in CRYPTO\_CTRL. Else they are 128 bit wide. When used as a part of DDATAx and QDATAx, they are always 256 bit wide.

The registers DDATA0BIG and QDATA1BIG produce byte-swapped versions of DDATA0 and QDATA1 respectively. These may be used when a computation requires byte-swapping. An example of this is SHA computation, where data needs to be changed to big endian before CRYPTO can work with it. Little endian data is then loaded in through QDATA1BIG and the resulting little endian hash can be read out from DDATA0BIG, see 31.4.5 SHA.

Except for KEYBUF, the contents of all data registers are lost when going to EM2.




Figure 31.2. CRYPTO Data and Key Register Operation

#### 31.4.1.1 DATA0 Zero

DATA0ZERO in CRYPTO\_DSTATUS contains status flags indicating if any 32-bit blocks within DATA0 is 0. E.g. if DATA0[95:64] is equal to 0x00000000, ZERO64TO95 is set.

#### 31.4.1.2 DDATA0 and DDATA1 Quick Observation

DDATA0LSBS in CRYPTO\_DSTATUS shows the 4 least significant bits in DDATA0. DDATA0MSBS in CRYPTO\_DSTATUS shows the 4 most significant bits of DDATA0, while DDATA1MSB in CRYPTO\_DSTATUS shows the msb of DDATA1. These observation bitfields are useful for determining the sign of the value in the data registers without having to read out the full register data register values

The 4 bits observed by DDATA0MSBS will change depending on RESULTWIDTH in CRYPTO\_WAC. When using 260-bit results, DDATA0MSBS shows bits 259-256, when using 256-bit results, it is bits 255-252, and for 128-bit results, bits 127-124 can be observed. When RESULTWIDTH is 260 bits, the 4 most significant bits, e.g. bits 259-256 are also available in CRYPTO\_DDATA0BYTE32, where they can also be written. Using this register is the only way of inputting the upper 4 bits of a 260-bit number to CRYPTO.

#### 31.4.1.3 Result Width

RESULTWIDTH in CRYPTO\_WAC determines the width of the operation when performing arithmetic/shift instructions with CRYPTO. Using less wide results will reduce the current consumption of the CRYPTO module. The higher-order bits that are beyond the selected result width are ignored in the computation of arithmetic/shift operations, however, these higher-order bits will be undefined in the result of such instructions.

When RESULTWIDTH=260BIT, all DDATA registers effectively become 260 bits wide, so that the upper 4 bits are not lost when transferring data from DDATA0 to the other DDATA registers. Likewise, the arithmetic/shift instructions shall consider the full 260-bit values of DDATA0-DDATA4 when used as operation inputs. Note that DDATA0 is the only 260-bit register of which MSBs can be observed/written. The upper 4 bits are observed through DDATA0MSBS in CRYPTO\_DSTATUS or through CRYPTO\_DDATA0BYTE32. For all DDATAx registers, the extra MSBs are cleared when DDATAx is written. Furthermore, for a particular x, a write to DDATAx or any of its aliased registers will cause DDATAX MSBs to be cleared. Note, writing to KEY/KEYBUF will only clear MSBs of DDATA1/DDATA4 when AES256 mode is set. Likewise, writing to DATA0/DATA2 will not clear DDATA2/DDATA3 MSBs.

Since the DATA0-DATA3 registers are always 128-bit, all bit positions greater than 128 are interpreted as 0 when RESULTWIDTH is greater than 128 bits. However, the assignment instructions DATAxTODDATAy will not zero-out the upper 128 bits of the DDATAy target. Instead, those upper words become undefined after such operations.

#### 31.4.2 Instructions and Execution

The CRYPTO module implements a set of instructions in order to load and manipulate data effectively. These instructions are grouped into four types:

- ALU instructions arithmetic and logical bitwise operations
- Transfer instructions moving data between registers and external peripherals like DMA and the BUFC
- Conditional instructions conditionally execute instructions based on context
- Special instructions various crypto and support instructions

A single instruction can be executed by writing INSTR in CRYPTO\_CMD. This will execute the instruction, and the interface of CRYP-TO will be locked until the execution has completed. Multiple commands can safely be issued after each other by the CPU as long as NOBUSYSTALL in CRYPTO\_CTRL is not set. If CRYPTO gets a new command or a data access request while busy it will then stall the bus, and execute the new command as soon as it is done with the previous one. Note, there are some exceptions to this rule. For example, see 31.4.8 DMA.

Stalling of the bus can be disabled by setting NOBUSYSTALL in CRYPTO\_CTRL, however manipulating (reading or writing) registers while running an instruction will result in undefined behaviour. Additionally, if NOBUSYSTALL=0 and a new command or data access request is made while the CRYPTO is simultaneously performing a data transfer instruction, it is possible for system lockup due to bus stalling loops. The safest approach is to always check if an instruction is running by looking at INSTRRUNNING in CRYPTO\_STATUS.

Note that this automatic stalling feature does not apply to automated CRYPTO instruction sequences (described next), since there may be cycle delays between individual instructions for which bus accesses are not prevented. For sequences, always check the SEQRUNNING status bit or the SEQDONE interrupt flag to ensure the sequence is finished before attempting CRYPTO register accesses.

#### 31.4.2.1 Sequences

For executing a set of instructions, it is more efficient to load them into the CRYPTO module and run them as a sequence. This is done by writing the instructions into CRYPTO\_SEQ0-CRYPTO\_SEQ4, and marking the end of the instruction sequence with either an END or an EXEC instruction. The END simply means end-of-instructions, while writing EXEC means end-of-instructions and execute immediately.

The five registers allow up to 20 instructions to be loaded. To start execution, either end the instructions with an EXEC instruction, or set SEQSTART in CRYPTO\_CMD. CRYPTO will then execute the instructions, starting in CRYPTO\_SEQ0, and ending at the first END instruction. SEQRUNNING in CRYPTO\_STATUS is set while the sequence is running, and the interrupt flag SEQDONE in CRYPTO\_IF will be set when the sequence has completed.

A sequence can be stopped by issuing the SEQSTOP command in the CRYPTO\_CMD register. This command also clears the state of ongoing CRYPTO instructions including DMA and BUFC access. Check SEQRUNNING in CRYPTO\_STATUS after issuing the SEQSTOP command flag to make sure any ongoing sequence/transfer has completed before accessing data registers again.

#### 31.4.2.2 Available Instructions

The available ALU instructions are listed in Table 31.1 ALU Instructions on page 1050, data transfer instructions are listed in Table 31.3 Transfer Instructions on page 1051, long instructions are listed in Table 31.2 Long Instructions on page 1051, conditional instructions are listed in Table 31.4 Conditional Instructions on page 1052 and special instructions are listed in Table 31.5 Special Instructions on page 1052. The tables explains the side-effects of the instructions and shows which registers are affected. For instructions involving BUFC, the BUFC Buffers are defined by READBUFSEL and WRITEBUFSEL in CRYPTO\_CTRL for BUFC reads and writes respectively. V0 and V1 in the instructions descriptions can be any of the DDATAx registers and a selection of the DATAx registers. They can be selected using the SELDDATAXDDATAy, SELDATAXDDATAy, SELDDATAXDATAy and SELDATAXDATAy instructions. The first register in the instruction will be selected for V0, and the second for V1. This configuration stays even when the sequence is complete, and can also be set up front. The currently selected V0 and V1 can be read V0 and V1 in CRYPTO\_CSTATUS.

Table 31.1. ALU Instructions

Instruction	Description	Constraints/Notes
ADD	DDATA0 = V0 + V1	If V0 != DDATA0, then V1 != DDATA0
ADDO	DDATA0 = V0 + V1	Carry is only set, not cleared. If V0 != DDATA0, then V1 != DDATA0
ADDC	DDATA0 = V0 + V1 + carry	If V0 != DDATA0, then V1 != DDATA0
ADDIC	DDATA0 = V0 + V1 + carry << 128	If V0 != DDATA0, then V1 != DDATA0. If resultwidth is 128b, then carry is undefined
MADD	DDATA0 = (V0 + V1) mod P	If V0 != DDATA0, then V1 != DDATA0
MADD32	DDATA0[i] = V0[i] + V1[i]. Word-wise addition	carry is not modified. If V0 != DDATA0, then V1 != DDATA0
SUB	DDATA0 = V0 - V1	V1 != DDATA0. If V1 is 128b and resultwidth > 128b, then upper 128b are unknown
SUBC	DDATA0 = V0 - V1 - carry	V1 != DDATA0. If V1 is 128b and resultwidth > 128b, then upper 128b are unknown
MSUB	DDATA0 = (V0 - V1) mod P	V1 != DDATA0. If V1 is 128b and resultwidth > 128b, then upper 128b are unknown
MUL	DDATA0 = DDATA1 * V1. See 31.4.2.3 MULx Details	V1 != DDATA0,DDATA1
MULC	DDATA0 = DDATA1 * V1 + (DDATA0 << MULWIDTH). See 31.4.2.3 MULx Details	V1 != DDATA0,DDATA1
MMUL	DDATA0 = (DDATA1 * V1) mod P	V1 != DDATA0,DDATA1
MULO	DDATA0 = DDATA1 * V1. See 31.4.2.3 MULx Details	V1 != DDATA0,DDATA1. Carry is only set, not cleared
SHL	DDATA0 = V0 << 1	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHLC	DDATA0 = V0 << 1   carry	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHLB	DDATA0 = V0 << 1   V0[resultwidth-1]	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHL1	DDATA0 = V0 << 1   1	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHR	DDATA0 = V0 >> 1	
SHRC	DDATA0 = V0 >> 1   carry << resultwidth-1	

Instruction	Description	Constraints/Notes
SHRB	DDATA0 = V0 >> 1   V0[0] << resultwidth-1	
SHR1	DDATA0 = V0 >> 1   1 << resultwidth-1	
SHRA	DDATA0 = V0 >> 1   V0[resultwidth-1] << result-width-1	
CLR	DDATA0 = 0	
XOR	DDATA0 = V0 ^ V1	If V0 != DDATA0, then V1 != DDATA0
INV	DDATA0 = ~V0	
CSET	CARRY = 1	
CCLR	CARRY = 0	
BBSWAP128	DDATA0[127:0] = bbswap(V0[127:0])	See 31.4.2.6 BBSWAP128 Instruction
INC	DDATA0 = DDATA0 + 1	
DEC	DDATA0 = DDATA0 - 1	

Table 31.2. Long Instructions

Instruc- tion	Operation	Constraints/Notes
LADD	{DDATA1,DDATA0} = V0 + V1, if V0 != DDATA0. {DDATA1,DDATA0} = {DDATA1,DDATA0} + V1, if V0 = DDATA0	If V0 != DDATA0, then V1 != DDATA0
LADDO	{DDATA1,DDATA0} = V0 + V1, if V0 != DDATA0. {DDATA1,DDATA0} = {DDATA1,DDATA0} + V1, if V0 = DDATA0	Carry is only set, not cleared. If V0 != DDATA0, then V1 != DDATA0
LADDC	{DDATA1,DDATA0} = V0 + V1 + carry, if V0 != DDATA0. {DDATA1,DDATA0} = {DDATA1,DDATA0} + V1 + carry, if V0 = DDATA0	If V0 != DDATA0, then V1 != DDATA0
LADDIC	{DDATA1,DDATA0} = V0 + V1 + carry << 256, if V0 != DDATA0. {DDATA1,DDATA0} = {DDATA1,DDATA0} + V1 + carry << 256, if V0 = DDATA	If V0 != DDATA0, then V1 != DDATA0 A0
LSUB	{DDATA1,DDATA0} = V0 - V1, if V0 != DDATA0. {DDATA1,DDATA0} = {DDATA1,DDATA0} - V1, if V0 = DDATA0	V1 != DDATA0. If V1 is 128b, then upper 128b are unknown
LSUBC	{DDATA1,DDATA0} = V0 - V1 - carry, if V0 != DDATA0. {DDATA1,DDATA0} = {DDATA1,DDATA0} - V1 - carry, if V0 = DDATA0	V1 != DDATA0. If V1 is 128b, then upper 128b are unknown
LMUL	{DDATA1,DDATA0} = DDATA1 * V1	V1 != DDATA0,DDATA1
LMULO	{DDATA1,DDATA0} = DDATA1 * V1	V1 != DDATA0,DDATA1. Carry is only set, not cleared
LINC	{DDATA1,DDATA0} = {DDATA1,DDATA0} + 1	
LDEC	{DDATA1,DDATA0} = {DDATA1,DDATA0} - 1	

**Table 31.3. Transfer Instructions** 

Instruction	Operation	Constraints/Notes
DATAxTOBUF	BUFC = DATAx	x = 0,1. BUFC buffer defined by WRITEBUFSEL
DATAxXORBUF	BUFC = BUFC ^ DATAx	x = 0,1. BUFC buffer defined by WRITEBUFSEL
BUFTODATAX	DATAx = BUFC	x = 0,1. BUFC buffer defined by READBUFSEL
BUFTODATA0XOR	DATA0 = DATA0 ^ BUFC	BUFC buffer defined by READBUFSEL

Instruction	Operation	Constraints/Notes
DATATODMA0	DMA = DATAX, DMA request DMA0RD	DATAX = DATA0, DDATA0, DDATA0BIG, QDATA0 as defined by DMA0RSEL
DMA0TODATA	DATAX = DMA, DMA request DATA0WR	DATAX = DATA0, DDATA0, DDATA0BIG, QDATA0
DMA0TODATAXOR	DATA0 = DATA0 ^ DMA, DMA request DATA0XORWR	
DATATODMA1	DMA = DATAX, DMA request DMA1RD	DATAX = DATA1, DDATA1, QDATA1, QDATA1BIG as defined by DMA1RSEL
DMA1TODATA	DATAX = DMA, DMA request DATA0WR	DATAX = DATA1, DDATA1, QDATA1, QDATA1BIG
DATAxTODATAy	DATAy = DATAx	
DATAxTODATA0XOR	DATA0 = DATA0 ^ DATAx	If resultwidth is 128b, then carry is undefined
DATAxTODATA0XOR- LEN	DATA0 = DATA0 ^ (DATAx & (2**LENGTH-1))	LENGTH is LENGTHA or LENGTHB depending on active part of sequence. If resultwidth is 128b, then carry is undefined
DDATAxTODDATAy	DDATAy = DDATAx	
DDATAxHTODATA1	DATA1 = DDATAx[255:128]	Bits DDATA2[259:256] become undefined
DDATAxLTODATAy	DATAy = DDATAx[127:0]	
SELDDATAxDDATAy	Use DDATAx as V0, DDATAy as V1	x = 0,1,2,3,4; y = 0,1,2,3,4
SELDATAxDDATAy	Use DATAx as V0, DDATAy as V1	x = 0,1,2; y = 0,1,2,3,4
SELDDATAxDATAy	Use DDATAx as V0, DATAy as V1	x = 0,1,2,3,4; y = 0,1
SELDATAXDATAy	Use DATAx as V0, DATAy as V1	x = 0,1,2; y = 0,1

**Table 31.4. Conditional Instructions** 

Instruction	Operation	Constraints
EXECIFA	Execute following instructions if in part A of sequence	
EXECIFB	Execute following instructions if in part B of sequence	
EXECIFNLAST	Execute following instructions if not in last iteration of sequence	
EXECIFLAST	Execute following instructions if in last iteration of sequence	
EXECIFCARRY	Execute following instructions if carry bit is set	
EXECIFNCARRY	Execute following instructions if carry bit not is set	
EXECALWAYS	Always execute following instructions	

**Table 31.5. Special Instructions** 

Instruction	Operation
END	Ends execution.
EXEC	When written to CRYPTO_SEQx register, automatically triggers execution of all instruction up to this point.
AESENC	DATA0 = AESENC(DATA0)
AESDEC	DATA0 = AESDEC(DATA0)
SHA	DDATA0 = SHA(Q1)
DATA1INC	DATA1 = inc(DATA1). See 31.4.2.5 DATA1INC and DATA1INCCLR Instructions

Instruction	Operation
DATA1INCCLR	DATA1 = clearinc(DATA1). See 31.4.2.5 DATA1INC and DATA1INCCLR Instructions

#### 31.4.2.3 MULx Details

For the MULx instructions (not MMUL), MULWIDTH in CRYPTO\_WAC specifies the width of operands DDATA1 (and sometimes V1). This is useful in order to optimize performance because multiplications take the same number of cycles as the bits in the operands plus a couple of cycles for setup.

As with the other ALU instructions, RESULTWIDTH limits the width of the final result of the MULx and MMUL instructions.

#### 31.4.2.4 Long Instruction Details

For the Long instructions listed in Table 31.2 Long Instructions on page 1051, RESULTWIDTH in CRYPTO\_WAC is ignored and is treated as if it were set to 512 bits. Likewise, MULWIDTH is also ignored and is treated as if it were set to 256 bits.

#### 31.4.2.5 DATA1INC and DATA1INCCLR Instructions

DATA1INC and DATA1INCCLR operate on the 1, 2, 3 or 4 most significant bytes in DATA1, depending on INCWIDTH in CRYP-TO CTRL. DATA1INC increments these bytes in big endian, while DATA1INCCLR clears the bytes.

#### 31.4.2.6 BBSWAP128 Instruction

The BBSWAP128 instruction copies the contents of the V0 operand to DDATA0 while swapping the bits of the lower 16 bytes. The operand is not changed. This operation is required for GCM. See 31.4.7 GCM and GMAC

#### 31.4.2.7 Carry

The carry output from most instructions can be observed through the CARRY bit in CRYPTO\_DSTATUS. Shift-instructions set CARRY to the value that is shifted out of the register, addition and multiplication set it on register overflow, and subtraction sets it on borrow, e.g. underflow.

In addition to generating carry information, some instructions also use the current value of CARRY. ADDC, SUBC, SHLC and SHRC all use carry to generate the result. For all of these instructions, carry allows a program to chain instructions together to operate on bigger numbers than allowed by CRYPTO. For example, by chaining first an ADD, and then an ADDC which uses the carry from the ADD operation, two 512-bit numbers can be added. By chaining more instructions, even larger numbers can be manipulated.

Other uses of CARRY include observation. To check if a register is 0, one can subtract 1 using the DEC instruction, and check if goes negative by checking the CARRY bit. CARRY can be set manually and in CRYPTO programs using the CSET and CCLR instructions, which set and clear the CARRY bit.

The MULC instruction does not use CARRY like the other carry instructions (i.e., instructions ending in 'C' such as 'ADDC'), but rather preserves the old contents of the multiplication register.

#### 31.4.3 Repeated Sequence

To maximize efficiency, it is desirable to be able to run a set of instructions over multiple blocks of data autonomously. To repeat a sequence over a larger set of data, set LENGTHA in CRYPTO\_SEQCTRL to the number of bytes in the set, and BLOCKSIZE to the size of the blocks in the set. The sequence will then be repeated N times, where N is LENGTHA / BLOCKSIZE if LENGTHA is a multiple of BLOCKSIZE, or ceiling( LENGTHA / BLOCKSIZE ) if not. In the latter case, data written by DMA or received from BUFC will be zero-padded up to BLOCKSIZE if it is written to a register which has a size equal to BLOCKSIZE. One notable exception is when LENGTHA is 0. In this case the sequence will still execute once, but the block transfer instructions will not execute.

**Note:** If DMAxRSEL in CRYPTO\_CTRL selects a register that is smaller than the specified blocksize, DATATODMAx/DMAxTODATA instructions will not use the full blocksize, but will only transfer enough data to empty/fill the register once. For example, if BLOCKSIZE is set to 64B and DMA0RSEL=DDATA0, the instruction DATATODMA0 will only read 32B instead of 64B. The processing of LENGTHA/B will continue as if all 64B had been transferred.

A repeated sequence can also be made do slightly different operations on different parts of the data set. A sequence can be divided into two parts; part A, and part B. By configuring LENGTHA in CRYPTO\_SEQCTRL to the length of part A, and LENGTHB in CRYPTO\_SEQCTRLB to the length of part B, CRYPTO will first run iterations over part A, knowing it is A, and then part B, knowing it is part B. By using the conditional instructions listed in Table 31.4 Conditional Instructions on page 1052, a program can execute different instructions depending on whether it is in part A or part B.

#### 31.4.4 AES

The AES core operates on data in the 128-bit register DATA0 using the either a 128-bit or 256-bit key from the KEY register. The key width is specified by AES256 in CRYPTO\_CTRL. AES operations are implemented as the AESENC and AESDEC instructions, for AES encryption and AES decryption respectively. An overview of the AES functionality is shown in Figure 31.3 CRYPTO AES Overview on page 1055.

AES encryption and decryption enables various block cipher modes like ECB, CTR, CBC, PCBC, CFB, OFB, CBC-MAC, GMAC, CCM, CCM\*, and GCM.




Figure 31.3. CRYPTO AES Overview

The input data before encryption is called the PlainText and output from the encryption is called CipherText. For encryption, the key is called PlainKey. After encryption, the resulting key in the KEY registers is the CipherKey. This key must be loaded into the KEY registers prior to the decryption. After one decryption, the resulting key will be the PlainKey. The resulting PlainKey/CipherKey is only dependent on the value in the KEY registers before encryption/decryption. The resulting keys and data are shown in Figure 31.4 CRYPTO Key and Data Definitions on page 1055.




Figure 31.4. CRYPTO Key and Data Definitions

The KEY is by default loaded from KEYBUF prior to each AESENC or AESDEC instruction. If the KEY is not to be overwritten, key buffering should be disabled (KEYBUFDIS in CRYPTO\_CTRL). Disabling key buffering also allows the use of key loading through DMA.

The data and key orientation in the CRYPTO registers are shown in Figure 31.5 CRYPTO Data and Key Orientation as Defined in the Advanced Encryption Standard on page 1056.




Figure 31.5. CRYPTO Data and Key Orientation as Defined in the Advanced Encryption Standard

#### 31.4.5 SHA

The CRYPTO SHA instruction implements SHA-1 with a 160-bit digest or SHA-2 with a 224-bit digest (SHA-224) or 256-bit digest (SHA-256). Depending on SHAMODE in CRYPTO\_CTRL, SHA-1, SHA-224 or SHA-256 will be run on the data in QDATA1, and the result will be put on DDATA0. The contents in QDATA1 will be destroyed in the process.

To run SHA on a dataset, it must first be pre-processed by appending a bit '1' to the message, then padding the data with '0' bits until the message length in bits modulo 512 is 448. Then append the length of the message before pre-processing as a 64-bit big-endian integer. This pre-processing is known as MD-strengthening, and must be done by software before processing with the CRYPTO module.

The pre-processed data can now be run through the CRYPTO module. Begin by writing the values listed in Table 31.6 SHA Init Values on page 1057 to CRYPTO\_DDATA1 from top to bottom, then execute the instructions listed in Table 31.7 SHA Preparations on page 1057.

Table 31.6. SHA Init Values

SHA-1	SHA-224	SHA-256
0x67452301	0xC1059ED8	0x6A09E667
0xEFCDAB89	0x367CD507	0xBB67AE85
0x98BADCFE	0x3070DD17	0x3C6EF372
0x10325476	0xF70E5939	0xA54FF53A
0xC3D2E1F0	0xFFC00B31	0x510E527F
0x0000000	0x68581511	0x9B05688C
0x0000000	0x64F98FA7	0x1F83D9AB
0x0000000	0xBEFA4FA4	0x5BE0CD19

Table 31.7. SHA Preparations

STEP	ACTION	Description
STEP0	DDATA1TODDATA0	Copy init data to DDATA0
STEP1	SELDDATA0DDATA1	Select DDATA0 and DDATA1 as operands for SHA instruction

Then, for each 512-bit block, write the block to CRYPTO\_QDATA1BIG, execute the instructions listed in Table 31.8 SHA for 512-bit Block on page 1057.

Table 31.8. SHA for 512-bit Block

STEP	ACTION	Description
STEP0	SHA	Perform SHA operation on data in QDATA1
STEP1	MADD32	Accumulate with previous data in DDATA1
STEP2	DDATA0TODDATA1	Copy hash to DDATA1

After the last iteration, the resulting hash can be read out from CRYPTO\_DDATA0BIG.

#### 31.4.6 ECC

The CRYPTO module implements support for Elliptic Curve Cryptography through the modular instructions MADD, MMUL and MSUB, which perform modular addition, multiplication and subtraction respectively. The instructions can operate on a set of both prime fields GF(p) and binary fields GF(2^m).

The type of modular arithmetic used and the modulus for the modular operations are specified by MODOP and MODULUS in CRYP-TO WAC respectively. Changing these in the middle of an operation leads to undefined behaviour.

#### 31.4.7 GCM and GMAC

CRYPTO implements support for Galois/Counter Mode (GCM), and also Galois Message Authentication Code (GMAC), by providing AES instructions and allowing multiplication on the field  $GF(2^128)$  defined by the polynomial  $x^128 + x^7 + x^2 + x + 1$ .

Note: BBSWAP128 needs to be applied to both operands and the result of the MMUL instruction when using it for GCM and GMAC

Efficient sequencer programs can be set up to perform GCM authentication and encryption/decryption on data from either BUFC, DMA, or CPU. To achieve a single-pass solution, LENGTHA in CRYPTO\_SEQCTRL is set to the length of the authentication part, and LENGTHB is set to the length of the rest of the message. Conditional instructions can then be used to make sure the two parts of the message are processed correctly. A similar approach is used to implement CCM.

#### 31.4.8 DMA

The CRYPTO module has 5 DMA request signals (see Table 31.9 DMA Signals on page 1058) split over 2 internal DMA channels: DMA0 and DMA1. These DMA channels are not associated with channel 0 and 1 of the system DMA, and any system DMA channel can serve any of the 5 DMA requests. See the DMA chapter for information on how to configure the system DMA.

The DMA signals are set through the use of DMA oriented instructions, and cleared by reading or writing the respective CRYPTO data registers.

Name	Set on	Cleared on
DMA0WR	Instruction DMA0TODATA, and DMA0TODATAXOR if COMBDMA0WEREQ in CRYPTO_CTRL is set	Full CRYPTO_DATA0, CRYPTO_DDATA0, CRYP-TO_DDATA0BIG or CRYPTO_QDATA0 write, or CRYP-TO_DDATA0XOR if COMBDMA0WEDMAREQ in CRYPTO_CTRL is set
DMA0XORWR	Instruction DMA0TODATAXOR	Full CRYPTO_DATA0XOR write
DMA0RD	Instructions DATATODMA0	Full CRYPTO_DATA0, CRYPTO_DDATA0, CRYP- TO_DDATA0BIG or CRYPTO_QDATA0 read, depending on DMA0MODE in CRYPTO_CTRL
DMA1WR	Instructions DMA1TODATA	Full CRYPTO_DATA1, CRYPTO_DDATA1, CRYP- TO_QDATA1 or CRYPTO_QDATA1BIG write
DMA1RD	Instructions DATATODMA1	Full CRYPTO_DATA1, CRYPTO_DDATA1, CRYP- TO_QDATA1 or CRYPTO_QDATA1BIG read, depending on DMA1MODE in CRYPTO_CTRL

Table 31.9. DMA Signals

**Note:** DMAxRSEL in CRYPTO\_CTRL has to be set to the data registers that are to be read using the respective DMA channels on a DATATODMAx instruction. As an important note, DMAxRSEL in CRYPTO\_CTRL selects what is read from **any** of the selectable read registers during an ongoing DATATODMAx transfer .

When a DMA oriented CRYPTO instruction is used (either through a STEP in a Sequence or through CRYPTO\_CMD), the corresponding DMA signal is set. The instruction is complete when the entire source/destination is read/written (e.g. if DMA0TODATA is used, the operation is complete when a total of 128 valid bits have been written through the CRYPTO\_DATA0 register). DMAACTIVE in CRYPTO\_STATUS is set while CRYPTO is working on a DMA-related instruction, e.g. waiting for the DMA to read or write data to CRYPTO (see 31.4.8.1 DMA Initial Bytes Skip).

Normally, when a sequence or instruction is executed, access to most CRYPTO registers will stall the CPU or DMA that is trying to access CRYPTO until the operation is done, preventing accesses to CRYPTO that could potentially interfere with an operation. During DMA operations, all non-DMA registers are writeable and readable, but progress through the DMA operation will only be tracked with the registers targeted by the DMA operation (i.e., if the DMA operation is supposed to transfer 3 words to DATA0, the DMA can first choose to transfer data to e.g. DATA3, and then fulfill the transfer to DATA0).

Because the bus interface to CRYPTO is normally locked outside of DMA transfers, a wrongly set up DMA transfer (e.g., transferring one byte too many) may lock up the interface. One way to assist in debugging such issues can be setting NOBUSYSTALL in CRYPTO\_CTRL. This will prevent any stall on CRYPTO register accesses during sequences and instructions. Use this option with care, as modifying a register that is being used by CRYPTO can lead to undefined behavior.

#### 31.4.8.1 DMA Initial Bytes Skip

The DMA must be configured to use 32-bit transfer size. This normally would imply that the source data must be aligned to a 4 byte address boundary. However, it is possible to skip the initial bytes (1 to 3) when using DMA to write to DATA0 or DATA1 through a CRYPTO instruction operation. The number of bytes to skip are set in DMA0SKIP and DMA1SKIP in CRYPTO\_SEQCTRL. This implies that if DMA0SKIP is set to another value than 0, the initial DMA access will require 5 DMA transfers, even though only 4x32-bit is required.

**Note:** Any valid unused bytes from a previous DMA write will be used before new DMA data is requested. This data is invalidated by using STOP in CRYPTO\_CMD.

#### 31.4.8.2 DMA Unaligned Read/Write

Except for DATA0 and DATA1, which can be loaded bytewise using the CRYPTO\_DATA0BYTE, CRYPTO\_DATA0XORBYTE and CRYPTO\_DATA1BYTE registers, the CRYPTO data registers are loaded 32-bits at a time. Special care must be taken when using the DMA and the data buffer is not aligned to a 32-bit address, because the DMA does not directly support 32-bit unaligned accesses.

As an example, let an in-memory 16-byte data buffer start at address 4\*N + M and end at the byte before. 4\*N + 16 + M, where M is between 0 and 3 inclusive. With an M=0, we have fully aligned accesses, and everything is fine. For M>0 however, the access is unaligned. If M=1, that means that the first 32-bit aligned word of the memory buffer contains 1 byte before the buffer, and 3 bytes of the buffer. Similarly, the last 32-bit aligned word of the memory buffer contains the last byte of the buffer, and three bytes after the buffer.

When doing an unaligned read, we want to only pass the 16 bytes of the buffer to the CRYPTO module. Not the N bytes before in the 32-bit aligned word, and not the 4-N words at the end. To achieve this, set DxDMAREADMODE in CRYPTO\_CTRL to either UN-ALIGNEDFULL or UNALIGNEDLENLIMIT, and set DATAxDMASKIP in CRYPTO\_SEQCTRL equal to N. When reading in data using a DMA-oriented instruction to DATAx, DDATAx or QDATAx, the read will now only contain the 16 bytes, and not the N bytes before or 4-N words after. Note that in this case, the DMA has to be set up to transfer 5 32-bit words instead of the effective 4.

Being able to read unaligned data does not solve all cases however. If data is to be written back to the buffer after passing through CRYPTO, e.g. when doing an in-place encryption or decryption, it is very undesirable to actually modify the N bytes before and 4-N bytes after the buffer. This is solved using the UAR-suffixed registers in CRYPTO when reading data out from the CRYPTO module, e.g. CRYPTO\_DATA0UAR, CRYPTO\_DDATA0UAR, CRYPTO\_DDATA1UAR, CRYPTO\_DDATA0UAR, CRYPTO\_DDATA1UAR, CRYPTO\_DDATA0UAR, etc. When an unaligned buffer is written to a CRYPTO buffer, CRYPTO stores the N first bytes and the 4-N last bytes internally. When reading out from an UAR register, these bytes are placed back into the data if DATAxDMAPRES is set in CRYPTO\_SEQCTRL.

Note that the latter case only works if the first N and the last 4-N bytes are not changed while CRYPTO works on the data. Internally CRYPTO has 2 buffers for the bytes before and after. The first one is connected to read/write of the DATA0, DDATA0 and QDATA0 registers, and the second is connected to the DATA1, DDATA1 and QDATA1 registers.

If DMAxRMODE in CRYPTO\_CTRL is set to FULL or UNALIGNEDFULL and the corresponding DMAxPRES in CRYPTO\_SEQCTRL is set, then a whole number of data buffers have to be written by the DMA. In all other cases, it is enough to write the number of 32-bit words to pass all LENGTH bits to the target CRYPTO buffer.

#### 31.4.9 BUFC Data Transfer

To allow automatic encryption/decryption or other operations on radio data, CRYPTO has instructions for moving data from and to BUFC, the Buffer Controller. Both DATA0 and DATA1 can be loaded with data from the buffer selected by READBUFSEL (CRYPTO\_CTRL register) as shown in Figure 31.6 CRYPTO BUFC Data Transfer on page 1060. Similarly, the content of DATA0 and DATA1 can be written to the buffer selected by WRITEBUFSEL (also in the CRYPTO\_CTRL register).




Figure 31.6. CRYPTO BUFC Data Transfer

When reading from CRYPTO to the BUFC, the number of bytes read are determined by the DMAxRMODE configuration in CRYPTO\_CTRL. If it is set to either LENLIMIT or LENLIMITBYTE, only the number of bytes given by LENGTH in CRYPTO\_SEQCTRL are transferred. Else the full width of the last buffer is also written, e.g. a full number of 16-byte buffers are written to the BUFC.

#### Note:

The buffer selected by READBUFSEL and WRITEBUFSEL in the CRYPTO\_CTRL registers must be appropriately configured in the BUFC module prior to using instructions involving BUFC.

All BUFC reads start at the current BUFC read pointer, and move the pointer according to the number of bytes read. BUFC writes normally also work in the same way, starting at the current BUFC write pointer, and moving it the right number of positions. For BUFC XOR writes, software has the option to change this by setting either of DATAXTOBUFXOROW in CRYPTO\_CTRL. With this bit set, the BUFC write pointer will be reset to the start of the previous write before writing to the BUFC. Using this feature, BUFC data can be written with using the DATAXTOBUFC instructions, and then XOR'ed with another set of data using the DATAXTOBUFCXOR instruction.

BUFACTIVE in CRYPTO STATUS is set while CRYPTO is reading or writing from/to the BUFC.

#### 31.4.10 Debugging

There are multiple ways of debugging CRYPTO sequences. The most straight-forward way is to write individual instructions to INSTR in CRYPTO CMD. An instruction can be written, and data can be read out and examined before running another instruction.

Running individual instructions to debug a program falls short when working with repeated sequences. In these cases, a sequence is run multiple times over a set of data. This cannot be directly replicated with individual instructions

To debug a sequence, set HALT in CRYPTO\_SEQCTRL. When set, CRYPTO requires software or the debugger to step it through each instruction in the sequence. To step through the sequence, set SEQSTEP in CRYPTO\_CMD. This will execute the current instruction, and make CRYPTO ready to execute the next one.

When stepping through a sequence, the current instruction index can be read from SEQIP in CRYPTO\_CSTATUS. SEQSKIP, also in CRYPTO\_CSTATUS tells whether the next instruction will be executed or not, based on previous conditionals in the program. SEQ-PART in CRYPTO\_CSTATUS shows whether CRYPTO is currently in part A or B of a sequence. Even with NOBUSYSTALL in CRYPTO\_CTRL cleared, read and write accesses to CRYPTO will be allowed when CRYPTO is waiting to be stepped. This is to allow data registers to be inspected during debugging.

**Note:** The data registers in CRYPTO (those marked read-actionable) require shifting of data in order to return the result. For this reason, reading these registers will have no effect and will return unknown values during normal debugger read accesses (see 6.3.7 Debugger Reads of Actionable Registers).

#### 31.4.11 Example: Cipher Block Chaining (CBC)

In the following the setup and operation of CBC is explained and illustrated. The example can easily be adjusted to perform other cipher block modes.

#### 31.4.11.1 CBC Encryption

In CBC encryption, the cipher input is the PlainText XOR'ed with the previous cipher output (an initialization vector IV is used during the first block). This mode is easily implemented using the CRYPTO instruction sequence BUFTODATA0XOR, AESENC then DATA0TOBUF. The BUFTODATA0XOR reads data from the buffer set by READBUFSEL and XOR's it with the content in DATA0. Then the cipher operation is performed and subsequently the DATA0TOBUF writes the content of DATA0 to the buffer set by WRITEBUFSEL (normally the same as READBUFSEL).

Prior to the operation, the initialization vector IV and key must be loaded to DATA0 and KEYBUF, respectively. Additionally, the total number of bytes to be included in the repeated sequence must be set in LENGTHA in CRYPTO\_SEQCTRL. Finally, the buffers selected by READBUFSEL and WRITEBUFSEL must be configured correctly in the BUFC. The sequence is started by issuing the SEQ-START command in CRYPTO\_CMD.

In Figure 31.7 CBC Encryption Operation on page 1062 the CBC encryption is illustrated and in Table 31.10 CBC Encryption Steps on page 1062 each step in the loop is explained.

# CBC Encryption




Figure 31.7. CBC Encryption Operation

Table 31.10. CBC Encryption Steps

STEP	ACTION	Description
STEP0	BUFTODATA0XOR	Move data (PlainText, P <sub>i</sub> ) from buffer to DATA0 using XOR write.
STEP1	CIPHER	The AES Cipher Core operates on DATA0
STEP2	DATA0TOBUF	The cipher output C <sub>i</sub> is written to the buffer.

#### 31.4.11.2 CBC Decryption

In CBC decryption, CipherText  $(C_i)$  is used as input to the Cipher Core. The output from the Cipher Core is XOR'ed with the CipherText from the previous block  $C_{i-1}$  to form the PlainText  $P_i$  (an initialization vector IV is used as  $C_{i-1}$  during the first block).

Because each block requires both  $C_{i-1}$  and  $C_i$ , decryption is somewhat more complex than encryption. Nevertheless, CBC decryption can be performed in as a repeated sequence by having  $C_{i-1}$  from the previous block stored in DATA1 and then writing it to buffer without updating the write pointer (using the DATA1TOBUF instruction). Then the cipher output is XOR'ed with  $C_{i-1}$  in the buffer by using the DATA0TOBUFXOR instruction.

In Figure 31.8 CBC Decryption Operation on page 1063 the CBC decryption is illustrated and in Table 31.11 CBC Decryption Steps on page 1063 each step in the loop is explained.

### **CBC** Decryption




Figure 31.8. CBC Decryption Operation

Table 31.11. CBC Decryption Steps

STEP	ACTION	Description
STEP0	BUFTODATA0	Moves data (CipherText, C <sub>i</sub> ) from buffer to DATA0
STEP1	DATA1TOBUF	DATA1 (CipherText, C <sub>i-1</sub> ) is moved to buffer. BUFC Write pointer is not incremented!
STEP2	DATA0TODATA1	Value of DATA0 is copied to DATA1.
STEP3	CIPHER Operation	The AES Cipher Core operates on DATA0
STEP4	DATA0TOBUFXOR	The cipher output is XOR'ed with $C_{i-1}$ (placed in the buffer at Step 2) to form the PlainText, $P_i$ .

# 31.5 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CRYPTO_CTRL	RW	Control Register
0x004	CRYPTO_WAC	RW	Wide Arithmetic Configuration
0x008	CRYPTO_CMD	W	Command Register
0x010	CRYPTO_STATUS	R	Status Register
0x014	CRYPTO_DSTATUS	R	Data Status Register
0x018	CRYPTO_CSTATUS	R	Control Status Register
0x020	CRYPTO_KEY	RWH(nB)(a)	KEY Register Access
0x024	CRYPTO_KEYBUF	RWH(nB)(a)	KEY Buffer Register Access
0x030	CRYPTO_SEQCTRL	RWH	Sequence Control
0x034	CRYPTO_SEQCTRLB	RWH	Sequence Control B
0x040	CRYPTO_IF	R	AES Interrupt Flags
0x044	CRYPTO_IFS	W1	Interrupt Flag Set Register
0x048	CRYPTO_IFC	(R)W1	Interrupt Flag Clear Register
0x04C	CRYPTO_IEN	RW	Interrupt Enable Register
0x050	CRYPTO_SEQ0	RW	Sequence Register 0
0x054	CRYPTO_SEQ1	RW	Sequence Register 1
0x058	CRYPTO_SEQ2	RW	Sequence Register 2
0x05C	CRYPTO_SEQ3	RW	Sequence Register 3
0x060	CRYPTO_SEQ4	RW	Sequence Register 4
0x080	CRYPTO_DATA0	RWH(nB)(a)	DATA0 Register Access
0x084	CRYPTO_DATA1	RWH(nB)(a)	DATA1 Register Access
0x088	CRYPTO_DATA2	RWH(nB)(a)	DATA2 Register Access
0x08C	CRYPTO_DATA3	RWH(nB)(a)	DATA3 Register Access
0x0A0	CRYPTO_DATA0XOR	RWH(nB)(a)	DATA0XOR Register Access
0x0B0	CRYPTO_DATA0BYTE	RWH(nB)(a)	DATA0 Register Byte Access
0x0B4	CRYPTO_DATA1BYTE	RWH(nB)(a)	DATA1 Register Byte Access
0x0BC	CRYPTO_DATA0XORBYTE	RWH(nB)(a)	DATA0 Register Byte XOR Access
0x0C0	CRYPTO_DATA0BYTE12	RWH(nB)	DATA0 Register Byte 12 Access
0x0C4	CRYPTO_DATA0BYTE13	RWH(nB)	DATA0 Register Byte 13 Access
0x0C8	CRYPTO_DATA0BYTE14	RWH(nB)	DATA0 Register Byte 14 Access
0x0CC	CRYPTO_DATA0BYTE15	RWH(nB)	DATA0 Register Byte 15 Access
0x100	CRYPTO_DDATA0	RWH(nB)(a)	DDATA0 Register Access
0x104	CRYPTO_DDATA1	RWH(nB)(a)	DDATA1 Register Access
0x108	CRYPTO_DDATA2	RWH(nB)(a)	DDATA2 Register Access
0x10C	CRYPTO_DDATA3	RWH(nB)(a)	DDATA3 Register Access

Offset	Name	Туре	Description
0x110	CRYPTO_DDATA4	RWH(nB)(a)	DDATA4 Register Access
0x130	CRYPTO_DDATA0BIG	RWH(nB)(a)	DDATA0 Register Big Endian Access
0x140	CRYPTO_DDATA0BYTE	RWH(nB)(a)	DDATA0 Register Byte Access
0x144	CRYPTO_DDATA1BYTE	RWH(nB)(a)	DDATA1 Register Byte Access
0x148	CRYPTO_DDATA0BYTE32	RWH(nB)	DDATA0 Register Byte 32 Access
0x180	CRYPTO_QDATA0	RWH(nB)(a)	QDATA0 Register Access
0x184	CRYPTO_QDATA1	RWH(nB)(a)	QDATA1 Register Access
0x1A4	CRYPTO_QDATA1BIG	RWH(nB)(a)	QDATA1 Register Big Endian Access
0x1C0	CRYPTO_QDATA0BYTE	RWH(nB)(a)	QDATA0 Register Byte Access
0x1C4	CRYPTO_QDATA1BYTE	RWH(nB)(a)	QDATA1 Register Byte Access

# 31.6 Register Description

# 31.6.1 CRYPTO\_CTRL - Control Register

Offset															Bit	t Po	sitio	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	0		0×0	5.00			0	OXO				0X0			040	040	0	040				0								0	0	0
Access	W.		N N				2	<u>}</u>			2	≩ Ƴ			8	2	<u> </u>	Ž				RW								₩ W	W.	RW
Name	COMBDMA0WEREQ		DMA1RSEI					DIMIA IIMODE			I.	DIMAURSEL			DMAOMODE		HTUMONI					NOBUSYSTALL								SHA	KEYBUFDIS	AES

Bit	Name	Reset	Access	Description
ы	Ivaille	Neset	Access	Description
31	COMBDMA0WEREQ	0	RW	Combined Data0 Write DMA Request
	When cleared, the DA en through DATA0WR		ATA0XORV	VR operate independently. When set, DATA0XORWR requests are also giv-
30	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29:28	DMA1RSEL	0x0	RW	DATA0 DMA Unaligned Read Register Select
	Specifies which read ( Sequence)	register is used	for DMA1F	RD DMA requests (see related notes in 31.4.8 DMA and 31.4.3 Repeated
	Value	Mode		Description
	0	DATA1		
	1	DDATA1		
	2	QDATA1		
	3	QDATA1BIG		
27:26	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
25:24	DMA1MODE	0x0	RW	DMA1 Read Mode

This field determines how data is read when using DMA

Value	Mode	Description
0	FULL	Target register is fully read/written during every DMA transaction
1	LENLIMIT	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + 1 bytes + necessary zero padding is read. Zero padding is automatically added when writing.
2	FULLBYTE	Target register is fully read/written during every DMA transaction. Bytewise DMA.

Bit	Name	Reset	Access	Description
	3	LENLIMITBYTE	E	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + 1 bytes + necessary zero padding is read. Bytewise DMA. Zero padding is automatically added when writing.
23:22	Reserved	To ensure comp tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
21:20	DMA0RSEL	0x0	RW	DMA0 Read Register Select
	Specifies which read Sequence)	d register is used fo	or DMA0F	RD DMA requests (see related notes in 31.4.8 DMA and 31.4.3 Repeated
	Value	Mode		Description
	0	DATA0		
	1	DDATA0		
	2	DDATA0BIG		
	3	QDATA0		
19:18	Reserved	To ensure comp	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
17:16	DMA0MODE	0x0	RW	DMA0 Read Mode
	This field determine	s how data is read	when usi	ng DMA.
	Value	Mode		Description
	0	FULL		Target register is fully read/written during every DMA transaction
	1	LENLIMIT		Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + necessary zero padding is read. Zero padding is automatically added when writing.
	2	FULLBYTE		Target register is fully read/written during every DMA transaction. Bytewise DMA.
	3	LENLIMITBYTE	E	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + necessary zero padding is read. Bytewise DMA. Zero padding is automatically added when writing.
15:14	INCWIDTH	0x0	RW	Increment Width
	This field determine	s the number of by	tes used t	or the increment function in data1.
	Value	Mode		Description
	0	INCWIDTH1		Byte 15 in DATA1 is used for the increment function.
	1	INCWIDTH2		Bytes 14 and 15 in DATA1 are used for the increment function.
	2	INCWIDTH3		Bytes 13 to 15 in DATA1 are used for the increment function.
	3	INCWIDTH4		Bytes 12 to 15 in DATA1 are used for the increment function.
13:11	Reserved	To ensure comp	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	NOBUSYSTALL	0	RW	No Stalling of Bus When Busy
	When set, bus acce	sses will not be sta	alled on ac	ccess during an operation

Bit	Name	Reset	Access	Description
9:3	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	SHA	0	RW	SHA Mode
	Select SHA-1 or S	SHA-2 mode.		
	Value	Mode		Description
	0	SHA1		SHA-1 mode
	1	SHA2		SHA-2 mode (SHA-224 or SHA-256)
1	KEYBUFDIS	0	RW	Key Buffer Disable
	Set to Disable key	buffering.		
0	AES	0	RW	AES Mode
	Select AES mode			
	Value	Mode		Description
	0	AES128		AES-128 mode
	1	AES256		AES-256 mode

# 31.6.2 CRYPTO\_WAC - Wide Arithmetic Configuration

Offset				В	it Positio	n											
0x004	33 33 24 28 29 29 27 28 29 29	25 23 23 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	20 19	18 12	15 15	<del>4</del> 6	2 2	7 5	<u></u> 6	<b>ω</b>	7	ص ر <u>ر</u>	4	3	7 -	- 0	
Reset						'		0x0		0x0	·	,	0	'	000		
Access								Z.		Z.			₩ M		Z.		
Name								RESULTWIDTH		MULWIDTH			MODOP		MODULUS		
Bit	Name	Reset A	Access	Descrip	otion												
31:12	Reserved	To ensure compa	atibility w	rith future	devices,	alwa	ys wr	ite bit	s to 0	. Mor	e inf	ormat	ion in	1.2	Conve	en-	
11:10	RESULTWIDTH	0x0 R	RW	Result	Width												
	Result-size for non-m	odulus instructions	i														
	Value	Mode Description  256BIT Results have 256 bits  128BIT Results have 128 bits														<del></del>	
	0	256BIT Results have 256 bits															
	1	128BIT	Results have 128 bits														
	2	260BIT	Results have 128 bits  Results have 260 bits. Upper bits of result can be read through DDA TA0MSBS in CRYPTO_STATUS														
9:8	MULWIDTH	0x0 R	RW	Multiply	y Width												
	Number of bits to mul	tiply on non-modul	us multip	oly instruc	ction												
	Value	Mode		Descrip	tion												
	0	MUL256		Multiply	256 bits												
	1	MUL128		Multiply	128 bits												
	2	MULMOD		Same n	umber of	bits a	ıs spe	ecified	by M	10DL	ILUS	<b>S</b>					
7:5	Reserved	To ensure compa	atibility w	rith future	devices,	alwa	ys wr	ite bit	s to 0	. Mor	e int	ormat	ion in	1.2	Conve	en-	
4	MODOP	0 R	RW	Modula	r Operati	on F	ield T	уре									
	Field type used for me	odular operations															
	Value	Mode		Descrip	tion											<del></del>	
	0	BINARY		Modular	operation	ns us	e XO	R as r	equir	ed by	/ cer	tain al	gorith	nms			
	1	REGULAR		Modular	operation	ns us	e nor	mal m	nodula	ar arit	hme	tic, no	t XO	R			
3:0	MODULUS	0x0 R	RW	Modula	r Operati	on M	lodul	us									
	Modulus used for mod	dular operations															
	Value	Mode		Descrip	tion												
	0	BIN256		Generic	modulus	. p = :	2^256	3									

3it	Name	Reset	Access	Description
	1	BIN128		Generic modulus. p = 2^128
	2	ECCBIN233P		Modulus for B-233 and K-233 ECC curves. p(t) = t^233 + t^74 + 1
	3	ECCBIN163P		Modulus for B-163 and K-163 ECC curves. p(t) = $t^163 + t^7 + t^6 + t^3 + 1$
	4	GCMBIN128		Modulus for GCM. $P(t) = t^128 + t^7 + t^2 + t + 1$
	5	ECCPRIME256	Р	Modulus for P-256 ECC curve. p = 2^256 - 2^224 + 2^192 + 2^96 - 1
	6	ECCPRIME224	Р	Modulus for P-224 ECC curve. p = 2^224 - 2^96 - 1
	7	ECCPRIME192	Р	Modulus for P-192 ECC curve. p = 2^192 - 2^64 - 1
	8	ECCBIN233N		P modulus for B-233 ECC curve
	9	ECCBIN233KN		P modulus for K-233 ECC curve
	10	ECCBIN163N		P modulus for B-163 ECC curve
	11	ECCBIN163KN		P modulus for K-163 ECC curve
	12	ECCPRIME256	N	P modulus for P-256 ECC curve
	13	ECCPRIME224	N	P modulus for P-224 ECC curve
	14	ECCPRIME192	N	P modulus for P-192 ECC curve

# 31.6.3 CRYPTO\_CMD - Command Register

Offset		Bit Position																														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	တ	∞	7	9	5	4	က	2	_	0
Reset			•		•					•		•		•		•	•			•	0	0	0						00×0			
Access																					W	×	×						≥			
Name																					SEQSTEP	SEQSTOP	SEQSTART						INSTR			

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	SEQSTEP	0	W1	Sequence Step
	When in a halted sec	quence, execute	s the currer	nt instruction and moves to the next
10	SEQSTOP	0	W1	Sequence Stop
	Set to stop encryption	n/decryption reg	ardless of i	t being a single or a SEQUENCE.
9	SEQSTART	0	W1	Encryption/Decryption SEQUENCE Start
	Set to start encryptic	n/decryption SE	QUENCE.	
8	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	INSTR	0x00	W	Execute Instruction

Write to this field to perform any of the instructions described below. Illegal values are ignored. See 31.4.2.2 Available Instructions for details and requirements of each instruction

Value	Mode	Description
0	END	End of program
1	EXEC	Start executing instructions up to this point, which also marks end of program
3	DATA1INC	See detailed instruction listing
4	DATA1INCCLR	See detailed instruction listing
5	AESENC	AES Encryption
6	AESDEC	AES Decryption
7	SHA	SHA
3	ADD	Add
9	ADDC	Add with carry
10	LADD	Long addition
11	LADDC	Long addition with carry
12	MADD	Modular addition
13	MADD32	Word-wise addition
16	SUB	Subtract

17	Bit	Namo	Posot Assess	Description
LSUB Long subtraction  LSUBC Long subtract with carry  MSUB Modular subtraction  MUL Multiply  MULC See detailed instruction listing  LMUL Long multiply  MMULO See detailed instruction listing  MULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  SHL Shift left with carry (Rotate left)  SHL Shift left with carry (Rotate left)  SHLB See detailed instruction listing  SHR Shift right  SHR Shift right  SHRC Shift right with carry (Rotate right)  SHRC Shift right with carry (Rotate right)  SHRB See detailed instruction listing  ADDO See detailed instruction listing  ADDO See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  ADDO See detailed instruction listing  LADDIC See detailed instruction listing  CLR Clear DDATAO  NOR XOR  INV Invert operand  CLR Clear DDATAO  SEE CEET Carry set  MULC See detailed instruction listing  LINC Long increment  MULC See detailed instruction listing  LINC Long increment  LORATAO DATAO DATAO  DATAO DATAO DATAO DATAO  DATAOTODATAOXOR DATAO DATAO DATAOI PDATAO[ien-1:0] - DATAO[ien-1:0]	DIL			
LSUBC Long subtract with carry  NSUB Modular subtraction  Mult Multiply  See detailed instruction listing  LMUL Long multiply  MULO See detailed instruction listing  MULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  SHL Shift left  SHL Shift left with carry (Rotate left)  SHLB See detailed instruction listing  SHLB See detailed instruction listing  SHR Shift right with carry (Rotate right)  SHRC Shift right with carry (Rotate right)  SHRB See detailed instruction listing  SHRB See detailed instruction listing  ADDIC See detailed instruction listing  ADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  AB LADDIC See detailed instruction listing  CLR Clear DDATAO  SOR XOR  INV Invert operand  CLR Clear DDATAO  SEE CESET Carry set  Carry clear  SESWAP128 See detailed instruction listing  INC Increment DDATAO  INC Increment DDATAO  LOEC Decrement DDATAO  ADTAO DDATAO DATAO DATAO  DATAOTODATAOXOR DATAO DATAO  DATAOTODATAOXOR DATAO DATAO  DATAOTODATAOXOR DATAO DATAO				
MSUB Modular subtraction  MUL Multiply  MULC See detailed instruction listing  LMUL Long multiply  MMUL Modular multiplication  MULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  SHL Shift left with carry (Rotate left)  SHL Shift left with carry (Rotate left)  SHLB See detailed instruction listing  SHL1 See detailed instruction listing  SHR Shift right  SHR Shift right  SHRC Shift right with carry (Rotate right)  SEE SHR SHRB See detailed instruction listing  SHRB See detailed instruction listing  ADDO See detailed instruction listing  ADDO See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  AS LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  AS LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  BESWAP SEE CLER Clear DDATAO  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  BESWAP SEE CLER Clear DDATAO  LADDIC SEE SEE CEST Carry clear  SEE SEE SEE SEE SEE SEE SEE SEE SEE SE				
MULC See detailed instruction listing  LMUL Long multiply  Modular multiplication  MULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  SHLC Shift left  SHLC Shift left with carry (Rotate left)  SHLB See detailed instruction listing  SHL1 See detailed instruction listing  SHL1 See detailed instruction listing  SHRC Shift right with carry (Rotate right)  SHRB See detailed instruction listing  SHRB See detailed instruction listing  SHR1 See detailed instruction listing  ADDO See detailed instruction listing  ADDO See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  LADDIC See detailed instruction listing  CLR Clear DDATAO  NOR XOR  SOR XOR  INV Invert operand  CSET Carry set  CARRY clear Clear DDATAO  INC Increment DDATAO  INC Increment DDATAO  SEE CLEAR Arithmetic shift right  ADTAOTODATAOXOR DATAO DA				<u> </u>
25 MULC See detailed instruction listing 26 LMUL Long multiply 28 MMUL Modular multiplication 29 MULO See detailed instruction listing 31 LMULO See detailed instruction listing 32 SHL Shift left 33 SHLC Shift left with carry (Rotate left) 34 SHLB See detailed instruction listing 35 SHL1 See detailed instruction listing 36 SHR Shift right 37 SHRC Shift right with carry (Rotate right) 38 SHRB See detailed instruction listing 39 SHR1 See detailed instruction listing 40 ADDO See detailed instruction listing 41 ADDIC See detailed instruction listing 42 LADDO See detailed instruction listing 43 LADDIC See detailed instruction listing 44 CLR Clear DDATAO 49 XOR XOR 50 INV Invert operand 52 CSET Carry set 53 CCLR Carry set 54 BBSWAP128 See detailed instruction listing 56 INC Increment DDATAO 57 DEC Decrement DDATAO 58 LINC Long increment 59 LDEC Long decrement 64 DATAOTODATAOXOR- 66 DATAOTODATAOXOR- 66 DATAOTODATAOXOR- 66 DATAOTODATAOXOR- 66 DATAOTODATAOXOR- 66 DATAOTODATAOXOR- 66 DATAOTODATAOXOR-				
MMUL Long multiply  MULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  SHL Shift left  SHL Shift left  SHL Shift left with carry (Rotate left)  SHLB See detailed instruction listing  SHL1 See detailed instruction listing  SHRC Shift right  SHRC Shift right  SHRB See detailed instruction listing  SHRB See detailed instruction listing  SHRB See detailed instruction listing  ADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  CLR Clear DDATAO  NOR XOR  NOR XOR  LINC Logary set  CARY clear Carry set  LOCLR Carry clear  BBSWAP128 See detailed instruction listing  INC Increment DDATAO  LINC Long increment  LDEC Long decrement  ARTHMEIC SHIT right  DATAO DATAO DATAO DATAO  DATAO DATAO DATAO DATAO  DATAO DATAO DATAO DATAO  DATAO				
MMUL Modular multiplication  MULO See detailed instruction listing  LMULO See detailed instruction listing  LMULO See detailed instruction listing  SHL Shift left  SHL Shift left  SHL Shift left  SHL Shift left with carry (Rotate left)  HILB See detailed instruction listing  SHL Shift right  SHR Shift right  SHR Shift right with carry (Rotate right)  SHR Shift right with carry (Rotate right)  SHR Shift right with carry (Rotate right)  SHR Shift right with carry (Rotate right)  SHR See detailed instruction listing  SHR See detailed instruction listing  ADDO See detailed instruction listing  LADDO See				<u> </u>
MULO See detailed instruction listing  31 LMULO See detailed instruction listing  32 SHL Shift left  33 SHLC Shift left with carry (Rotate left)  34 SHLB See detailed instruction listing  35 SHL1 See detailed instruction listing  36 SHR Shift right  37 SHRC Shift right with carry (Rotate right)  38 SHRB See detailed instruction listing  39 SHR1 See detailed instruction listing  40 ADDO See detailed instruction listing  41 ADDIC See detailed instruction listing  42 LADDO See detailed instruction listing  43 LADDIC See detailed instruction listing  44 CLR Clear DDATA0  49 XOR XOR  50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  69 LDEC Long decrement  64 DATA0TODATA0XORP DATA0 DATA0  65 DATA0TODATA0XORP DATA0 DATA0				
31 LMULO See detailed instruction listing 32 SHL Shift left 33 SHLC Shift left with carry (Rotate left) 34 SHLB See detailed instruction listing 35 SHL1 See detailed instruction listing 36 SHR Shift right 37 SHRC Shift right with carry (Rotate right) 38 SHRB See detailed instruction listing 39 SHR1 See detailed instruction listing 40 ADDO See detailed instruction listing 41 ADDIC See detailed instruction listing 42 LADDO See detailed instruction listing 43 LADDIC See detailed instruction listing 44 CLR Clear DDATAO 49 XOR XOR 50 INV Invert operand 52 CSET Carry set 53 CCLR Carry clear 54 BBSWAP128 See detailed instruction listing 56 INC Increment DDATAO 57 DEC Decrement DDATAO 58 LINC Long increment 59 LDEC Long decrement 62 SHRA Arithmetic shift right 64 DATAOTODATAOXOR DATAO = DATAO (PDATAO)				<u> </u>
SHL				<u>-</u>
33 SHLC Shift left with carry (Rotate left)  34 SHLB See detailed instruction listing  35 SHL1 See detailed instruction listing  36 SHR Shift right  37 SHRC Shift right with carry (Rotate right)  38 SHRB See detailed instruction listing  39 SHR1 See detailed instruction listing  40 ADDO See detailed instruction listing  41 ADDIC See detailed instruction listing  42 LADDO See detailed instruction listing  43 LADDIC See detailed instruction listing  44 CLR Clear DDATAO  49 XOR XOR  50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATAO  57 DEC Decrement DDATAO  58 LINC Long increment  59 LDEC Long decrement  60 DATAOTODATAO DATAO DATAO DATAO [en-1:0] ^ DATAO[en-1:0] ^ DATAO[en-1:0] ^				
34 SHLB See detailed instruction listing 35 SHL1 See detailed instruction listing 36 SHR Shift right 37 SHRC Shift right with carry (Rotate right) 38 SHRB See detailed instruction listing 39 SHR1 See detailed instruction listing 40 ADDO See detailed instruction listing 41 ADDIC See detailed instruction listing 42 LADDO See detailed instruction listing 43 LADDIC See detailed instruction listing 44 CLR Clear DDATAO 49 XOR XOR 50 INV Invert operand 52 CSET Carry set 53 CCLR Carry clear 54 BBSWAP128 See detailed instruction listing 56 INC Increment DDATAO 57 DEC Decrement 58 LINC Long increment 59 LDEC Long decrement 60 SHRA Arithmetic shift right 61 DATAOTODATAOXOR DATAO [en-1:0] ^ DATAO[en-1:0] ^ DATAO[en-1:0] ^				
35 SHL1 See detailed instruction listing 36 SHR Shift right 37 SHRC Shift right with carry (Rotate right) 38 SHRB See detailed instruction listing 39 SHR1 See detailed instruction listing 40 ADDO See detailed instruction listing 41 ADDIC See detailed instruction listing 42 LADDO See detailed instruction listing 43 LADDIC See detailed instruction listing 48 CLR Clear DDATA0 49 XOR XOR 50 INV Invert operand 52 CSET Carry set 53 CCLR Carry clear 54 BBSWAP128 See detailed instruction listing 56 INC Increment DDATA0 57 DEC Decrement DDATA0 58 LINC Long increment 59 LDEC Long decrement 60 SHRA Arithmetic shift right 61 DATA0TODATA0 DATA0 62 DATA0TODATA0 DATA0 DATA0 63 DATA0TODATA0XOR DATA0 DATA0				
SHR Shift right  SHRC Shift right with carry (Rotate right)  SHRB See detailed instruction listing  SHRI See detailed instruction listing  SHRI See detailed instruction listing  ADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDIC See detailed instruction listing  SEE DEATHOR				<u> </u>
SHRC Shift right with carry (Rotate right)  SHRB See detailed instruction listing  SHR1 See detailed instruction listing  ADDO See detailed instruction listing  ADDIC See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  LADDO See detailed instruction listing  CLR Clear DDATAO  See detailed instruction listing  RUCLR Clear DDATAO  INV Invert operand  CCLR Carry set  CCSET Carry set  CCLR Carry clear  BBSWAP128 See detailed instruction listing  INC Increment DDATAO  INC Increment DDATAO  LINC Long increment  LDEC Long decrement  Arithmetic shift right  Arithmetic shift right  DATAOTODATAOXOR DATAO DATAO  DATAO[len-1:0] = DATAO[len-1:0] ^ DATAO[len-1:0]				<u> </u>
38 SHRB See detailed instruction listing 39 SHR1 See detailed instruction listing 40 ADDO See detailed instruction listing 41 ADDIC See detailed instruction listing 42 LADDO See detailed instruction listing 43 LADDIC See detailed instruction listing 48 CLR Clear DDATA0 49 XOR XOR 50 INV Invert operand 52 CSET Carry set 53 CCLR Carry clear 54 BBSWAP128 See detailed instruction listing 56 INC Increment DDATA0 57 DEC Decrement DDATA0 58 LINC Long increment 59 LDEC Long decrement 60 SHRA Arithmetic shift right 61 DATA0TODATA0XOR DATA0 = DATA0[len-1:0] * DATA0[len-1:0] * DATA0[len-1:0] * DATA0[len-1:0] * DATA0[len-1:0] * DATA0[len-1:0]				
SHR1 See detailed instruction listing  40 ADDO See detailed instruction listing  41 ADDIC See detailed instruction listing  42 LADDO See detailed instruction listing  43 LADDIC See detailed instruction listing  48 CLR Clear DDATA0  49 XOR XOR  50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  60 SHRA Arithmetic shift right  64 DATA0TODATA0 DATA0 DATA0  65 DATAOTODATA0XOR- DATA0 DATA0  66 DATAOTODATA0XOR- DATA0[len-1:0] - DATA0[len-1:0]				
ADDO See detailed instruction listing  41 ADDIC See detailed instruction listing  42 LADDO See detailed instruction listing  43 LADDIC See detailed instruction listing  48 CLR Clear DDATA0  49 XOR XOR  50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  60 SHRA Arithmetic shift right  61 DATA0TODATA0XOR DATA0 DATA0  65 DATA0TODATAOXOR DATA0 = DATA0[len-1:0] ^ DATA0[len-1:0]				<u> </u>
ADDIC See detailed instruction listing  42 LADDO See detailed instruction listing  43 LADDIC See detailed instruction listing  48 CLR Clear DDATA0  49 XOR XOR  50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  60 SHRA Arithmetic shift right  64 DATA0TODATA0 DATA0 DATA0  65 DATA0TODATA0XOR- DATA0[len-1:0] - DATA0[len-1:0]				
42         LADDO         See detailed instruction listing           43         LADDIC         See detailed instruction listing           48         CLR         Clear DDATA0           49         XOR         XOR           50         INV         Invert operand           52         CSET         Carry set           53         CCLR         Carry clear           54         BBSWAP128         See detailed instruction listing           56         INC         Increment DDATA0           57         DEC         Decrement DDATA0           58         LINC         Long increment           59         LDEC         Long decrement           62         SHRA         Arithmetic shift right           64         DATA0TODATA0         DATA0           65         DATA0TODATA0XOR         DATA0 = DATA0 ^ DATA0           66         DATA0TODATA0XOR-         DATA0[len-1:0] = DATA0[len-1:0] ^ DATA0[len-1:0]		40	ADDO	See detailed instruction listing
A3		41		See detailed instruction listing
48 CLR Clear DDATA0  49 XOR XOR  50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  62 SHRA Arithmetic shift right  64 DATA0TODATA0XOR DATA0 = DATA0  65 DATA0TODATA0XOR-  66 DATAOTODATA0XOR-  DATAO[len-1:0] = DATAO[len-1:0] ^ DATAO[len-1:0]		42	LADDO	See detailed instruction listing
49 XOR XOR 50 INV Invert operand 52 CSET Carry set 53 CCLR Carry clear 54 BBSWAP128 See detailed instruction listing 56 INC Increment DDATA0 57 DEC Decrement DDATA0 58 LINC Long increment 59 LDEC Long decrement 62 SHRA Arithmetic shift right 64 DATA0TODATA0 DATA0 65 DATAOTODATA0XOR- DATA0[len-1:0] ^ DATA0[len-1:0]		43	LADDIC	See detailed instruction listing
50 INV Invert operand  52 CSET Carry set  53 CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  62 SHRA Arithmetic shift right  64 DATAOTODATAO DATAO DATAO  65 DATAOTODATAOXOR DATAO [len-1:0] ^ DATAO[len-1:0]		48	CLR	Clear DDATA0
CSET Carry set  CCLR Carry clear  BBSWAP128 See detailed instruction listing  INC Increment DDATA0  DEC Decrement DDATA0  LINC Long increment  LINC Long increment  SHRA Arithmetic shift right  Arithmetic shift right  DATA0TODATA0  DATA0 = DATA0  DATA0[len-1:0] ^ DATA0[len-1:0]		49	XOR	XOR
CCLR Carry clear  54 BBSWAP128 See detailed instruction listing  56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  62 SHRA Arithmetic shift right  64 DATA0TODATA0 DATA0 DATA0  65 DATA0TODATA0XOR DATA0 = DATA0[len-1:0] ^ DATA0[len-1:0]		50	INV	Invert operand
BBSWAP128 See detailed instruction listing  INC Increment DDATA0  DEC Decrement DDATA0  LINC Long increment  LDEC Long decrement  SHRA Arithmetic shift right  Arithmetic shift right  DATA0TODATA0 DATA0 DATA0  DATA0 = DATA0  DATA0[len-1:0] ^ DATA0[len-1:0]		52	CSET	Carry set
56 INC Increment DDATA0  57 DEC Decrement DDATA0  58 LINC Long increment  59 LDEC Long decrement  62 SHRA Arithmetic shift right  64 DATA0TODATA0 DATA0 DATA0  65 DATA0TODATA0XOR DATA0 = DATA0  66 DATAOTODATA0XOR- DATAO[len-1:0] ^ DATAO[len-1:0]		53	CCLR	Carry clear
DEC Decrement DDATA0  LINC Long increment  LDEC Long decrement  SHRA Arithmetic shift right  Arithmetic shift right  DATA0TODATA0 DATA0 DATA0  DATA0 = DATA0  DATA0 = DATA0  DATA0[len-1:0] ^ DATA0[len-1:0]		54	BBSWAP128	See detailed instruction listing
LINC Long increment  LDEC Long decrement  SHRA Arithmetic shift right  Arithmetic shift right  DATA0TODATA0 DATA0 DATA0  DATA0 = DATA0  DATA0TODATA0XOR DATA0 DATA0  DATA0[len-1:0] ^ DATA0[len-1:0]		56	INC	Increment DDATA0
59 LDEC Long decrement 62 SHRA Arithmetic shift right 64 DATA0TODATA0 DATA0 = DATA0 65 DATA0TODATA0XOR DATA0 = DATA0 66 DATA0TODATA0XOR- DATA0[len-1:0] ^ DATA0[len-1:0]		57	DEC	Decrement DDATA0
62 SHRA Arithmetic shift right 64 DATA0TODATA0 DATA0 = DATA0 65 DATA0TODATA0XOR DATA0 = DATA0 ^ DATA0 66 DATA0TODATA0XOR- DATA0[len-1:0] ^ DATA0[len-1:0]		58	LINC	Long increment
DATA0TODATA0 DATA0 = DATA0  DATA0TODATA0XOR DATA0 = DATA0 ^ DATA0  DATA0TODATA0XOR DATA0[len-1:0] ^ DATA0[len-1:0]		59	LDEC	Long decrement
DATA0TODATA0XOR DATA0 = DATA0 ^ DATA0  DATA0TODATA0XOR- DATA0[len-1:0] ^ DATA0[len-1:0]		62	SHRA	Arithmetic shift right
66 DATA0TODATA0XOR- DATA0[len-1:0] = DATA0[len-1:0] ^ DATA0[len-1:0]		64	DATA0TODATA0	DATA0 = DATA0
		65	DATA0TODATA0XOR	DATA0 = DATA0 ^ DATA0
		66		DATA0[len-1:0] = DATA0[len-1:0] ^ DATA0[len-1:0]

Bit	Name	Reset Access	Description
	68	DATA0TODATA1	DATA1 = DATA0
	69	DATA0TODATA2	DATA2 = DATA0
	70	DATA0TODATA3	DATA3 = DATA0
	72	DATA1TODATA0	DATA0 = DATA1
	73	DATA1TODATA0XOR	DATA0 = DATA0 ^ DATA1
	74	DATA1TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA1[len-1:0]
	77	DATA1TODATA2	DATA2 = DATA1
	78	DATA1TODATA3	DATA3 = DATA1
	80	DATA2TODATA0	DATA0 = DATA2
	81	DATA2TODATA0XOR	DATA0 = DATA0 ^ DATA2
	82	DATA2TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA2[len-1:0]
	84	DATA2TODATA1	DATA1 = DATA2
	86	DATA2TODATA3	DATA3 = DATA2
	88	DATA3TODATA0	DATA0 = DATA3
	89	DATA3TODATA0XOR	DATA0 = DATA0 ^ DATA3
	90	DATA3TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA3[len-1:0]
	92	DATA3TODATA1	DATA1 = DATA3
	93	DATA3TODATA2	DATA2 = DATA3
	99	DATATODMA0	See detailed instruction listing
	100	DATA0TOBUF	See detailed instruction listing
	101	DATA0TOBUFXOR	See detailed instruction listing
	107	DATATODMA1	See detailed instruction listing
	108	DATA1TOBUF	See detailed instruction listing
	109	DATA1TOBUFXOR	See detailed instruction listing
	112	DMA0TODATA	See detailed instruction listing
	113	DMA0TODATAXOR	See detailed instruction listing
	114	DMA1TODATA	See detailed instruction listing
	120	BUFTODATA0	See detailed instruction listing
	121	BUFTODATA0XOR	See detailed instruction listing
	122	BUFTODATA1	See detailed instruction listing
	129	DDATA0TODDATA1	DDATA1 = DDATA0
	130	DDATA0TODDATA2	DDATA2 = DDATA0
	131	DDATA0TODDATA3	DDATA3 = DDATA0
	132	DDATA0TODDATA4	DDATA4 = DDATA0
	133	DDATA0LTODATA0	DATA0 = DDATA0[127:0]

Bit	Name	Reset Access	Description
	134	DDATA0HTODATA1	DATA1 = DDATA0[255:128]
	135	DDATA0LTODATA2	DATA2 = DDATA0[127:0]
	136	DDATA1TODDATA0	DDATA0 = DDATA1
	138	DDATA1TODDATA2	DDATA2 = DDATA1
	139	DDATA1TODDATA3	DDATA3 = DDATA1
	140	DDATA1TODDATA4	DDATA4 = DDATA1
	141	DDATA1LTODATA0	DATA0 = DDATA1[127:0]
	142	DDATA1HTODATA1	DATA1 = DDATA1[255:128]
	143	DDATA1LTODATA2	DATA2 = DDATA1[127:0]
	144	DDATA2TODDATA0	DDATA0 = DDATA2
	145	DDATA2TODDATA1	DDATA1 = DDATA2
	147	DDATA2TODDATA3	DDATA3 = DDATA2
	148	DDATA2TODDATA4	DDATA4 = DDATA2
	151	DDATA2LTODATA2	DATA2 = DDATA2[127:0]
	152	DDATA3TODDATA0	DDATA0 = DDATA3
	153	DDATA3TODDATA1	DDATA1 = DDATA3
	154	DDATA3TODDATA2	DDATA2 = DDATA3
	156	DDATA3TODDATA4	DDATA4 = DDATA3
	157	DDATA3LTODATA0	DATA0 = DDATA3[127:0]
	158	DDATA3HTODATA1	DATA1 = DDATA3[255:128]
	160	DDATA4TODDATA0	DDATA0 = DDATA4
	161	DDATA4TODDATA1	DDATA1 = DDATA4
	162	DDATA4TODDATA2	DDATA2 = DDATA4
	163	DDATA4TODDATA3	DDATA3 = DDATA4
	165	DDATA4LTODATA0	DATA0 = DDATA4[127:0]
	166	DDATA4HTODATA1	DATA1 = DDATA4[255:128]
	167	DDATA4LTODATA2	DATA2 = DDATA4[127:0]
	168	DATA0TODDATA0	DDATA0 = DATA0
	169	DATA0TODDATA1	DDATA1 = DATA0
	176	DATA1TODDATA0	DDATA0 = DATA1
	177	DATA1TODDATA1	DDATA1 = DATA1
	184	DATA2TODDATA0	DDATA0 = DATA2
	185	DATA2TODDATA1	DDATA1 = DATA2
	186	DATA2TODDATA2	DDATA2 = DATA2
	192	SELDDATA0DDATA0	Use DDATA0 as V0, DDATA0 as V1
	193	SELDDATA1DDATA0	Use DDATA1 as V0, DDATA0 as V1
	194	SELDDATA2DDATA0	Use DDATA2 as V0, DDATA0 as V1

Bit	Name	Reset Access	Description
	195	SELDDATA3DDATA0	Use DDATA3 as V0, DDATA0 as V1
	196	SELDDATA4DDATA0	Use DDATA4 as V0, DDATA0 as V1
	197	SELDATA0DDATA0	Use DATA0 as V0, DDATA0 as V1
	198	SELDATA1DDATA0	Use DATA1 as V0, DDATA1 as V1
	199	SELDATA2DDATA0	Use DATA2 as V0, DDATA2 as V1
	200	SELDDATA0DDATA1	Use DDATA0 as V0, DDATA1 as V1
	201	SELDDATA1DDATA1	Use DDATA1 as V0, DDATA1 as V1
	202	SELDDATA2DDATA1	Use DDATA2 as V0, DDATA1 as V1
	203	SELDDATA3DDATA1	Use DDATA3 as V0, DDATA1 as V1
	204	SELDDATA4DDATA1	Use DDATA4 as V0, DDATA1 as V1
	205	SELDATA0DDATA1	Use DATA0 as V0, DDATA0 as V1
	206	SELDATA1DDATA1	Use DATA1 as V0, DDATA1 as V1
	207	SELDATA2DDATA1	Use DATA2 as V0, DDATA2 as V1
	208	SELDDATA0DDATA2	Use DDATA0 as V0, DDATA2 as V1
	209	SELDDATA1DDATA2	Use DDATA1 as V0, DDATA2 as V1
	210	SELDDATA2DDATA2	Use DDATA2 as V0, DDATA2 as V1
	211	SELDDATA3DDATA2	Use DDATA3 as V0, DDATA2 as V1
	212	SELDDATA4DDATA2	Use DDATA4 as V0, DDATA2 as V1
	213	SELDATA0DDATA2	Use DATA0 as V0, DDATA0 as V1
	214	SELDATA1DDATA2	Use DATA1 as V0, DDATA1 as V1
	215	SELDATA2DDATA2	Use DATA2 as V0, DDATA2 as V1
	216	SELDDATA0DDATA3	Use DDATA0 as V0, DDATA3 as V1
	217	SELDDATA1DDATA3	Use DDATA1 as V0, DDATA3 as V1
	218	SELDDATA2DDATA3	Use DDATA2 as V0, DDATA3 as V1
	219	SELDDATA3DDATA3	Use DDATA3 as V0, DDATA3 as V1
	220	SELDDATA4DDATA3	Use DDATA4 as V0, DDATA3 as V1
	221	SELDATA0DDATA3	Use DATA0 as V0, DDATA0 as V1
	222	SELDATA1DDATA3	Use DATA1 as V0, DDATA1 as V1
	223	SELDATA2DDATA3	Use DATA2 as V0, DDATA2 as V1
	224	SELDDATA0DDATA4	Use DDATA0 as V0, DDATA4 as V1
	225	SELDDATA1DDATA4	Use DDATA1 as V0, DDATA4 as V1
	226	SELDDATA2DDATA4	Use DDATA2 as V0, DDATA4 as V1
	227	SELDDATA3DDATA4	Use DDATA3 as V0, DDATA4 as V1
	228	SELDDATA4DDATA4	Use DDATA4 as V0, DDATA4 as V1
	229	SELDATA0DDATA4	Use DATA0 as V0, DDATA4 as V1
	230	SELDATA1DDATA4	Use DATA1 as V0, DDATA4 as V1
	231	SELDATA2DDATA4	Use DATA2 as V0, DDATA4 as V1

Bit	Name	Reset Access	Description
	232	SELDDATA0DATA0	Use DDATA0 as V0, DATA0 as V1
	233	SELDDATA1DATA0	Use DDATA1 as V0, DATA0 as V1
	234	SELDDATA2DATA0	Use DDATA2 as V0, DATA0 as V1
	235	SELDDATA3DATA0	Use DDATA3 as V0, DATA0 as V1
	236	SELDDATA4DATA0	Use DDATA4 as V0, DATA0 as V1
	237	SELDATA0DATA0	Use DATA0 as V0, DATA0 as V1
	238	SELDATA1DATA0	Use DATA1 as V0, DATA0 as V1
	239	SELDATA2DATA0	Use DATA2 as V0, DATA0 as V1
	240	SELDDATA0DATA1	Use DDATA0 as V0, DATA1 as V1
	241	SELDDATA1DATA1	Use DDATA1 as V0, DATA1 as V1
	242	SELDDATA2DATA1	Use DDATA2 as V0, DATA1 as V1
	243	SELDDATA3DATA1	Use DDATA3 as V0, DATA1 as V1
	244	SELDDATA4DATA1	Use DDATA4 as V0, DATA1 as V1
	245	SELDATA0DATA1	Use DATA0 as V0, DATA1 as V1
	246	SELDATA1DATA1	Use DATA1 as V0, DATA1 as V1
	247	SELDATA2DATA1	Use DATA2 as V0, DATA1 as V1
	248	EXECIFA	Run following if in A sequence
	249	EXECIFB	Run following if in B sequence
	250	EXECIFNLAST	Run following if in last iteration of combined A and B sequence
	251	EXECIFLAST	Run following if in last iteration of combined A and B sequence
	252	EXECIFCARRY	Run following if CARRY bit is set
	253	EXECIFNCARRY	Run following if CARRY bit is not set
	254	EXECALWAYS	Resume execution

# 31.6.4 CRYPTO\_STATUS - Status Register

Offset		Bit Position																														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset			•		'									<u>'</u>	'	'								'		'	'	•	'	0	0	0
Access																														2	~	2
Name																														DMAACTIVE	INSTRRUNNING	SEQRUNNING

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	DMAACTIVE	0	R	DMA Action is Active
	This bit indicates tha	t the AES modul	e is waiting	for a DMA transfer to complete.
1	INSTRRUNNING	0	R	Action is Active
	This bit indicates tha TO_CMD or due to a		•	cuting an instruction. The origin of the instruction is either through CRYP-
0	SEQRUNNING	0	R	AES SEQUENCE Running
	This bit indicates tha	t the AES modul	e is runnino	g an encryption/decryption SEQUENCE.

# 31.6.5 CRYPTO\_DSTATUS - Data Status Register

Vame         CARRY         R         0         24         28         31         10           DDATA0LSBS         R         0         24         22         22         22         22         22         22         13         14	Offset	Bit Position										
Access         α         α         α         α         α           gg         gg         gg         gg         o	0x014	30 30 29 29 27 27 27	23 24 23 23 22 23	20 20 19 18 17 16	2	Γ Θ Φ 4 Ε Ω Γ Γ Ο						
	Reset		0	× ×	XX	XX						
CARRY DDATA1MSB DDATA0MSBS DDATA0LSBS	Access		<u>~</u>	<u>к</u> к	α	α_						
	Name		CARRY	DDATA1MSB DDATA0MSBS		DATA0ZERO						

		CAI	OD)	OD'		OD		DAJ
Bit	Name	Reset	Access	Description	1			
31:25	Reserved	To ensure co	ompatibility	with future dev	vices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-
24	CARRY	0	R	Carry From	Arithmetic Op	eration		
	Set on carry from a	rithmetic operati	ons					
23:21	Reserved	To ensure co	ompatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-
20	DDATA1MSB	Χ	R	MSB in DD	ATA1			
	Allows read of 255	in DDATA1. Doe	s not deper	nd on RESULT	WIDTH in CRYF	PTO_WAC		
19:16	DDATA0MSBS	0xX	R	MSB in DD	ATA0			
	Allows read of 4 MS	SBs in DDATA0.	The bits de	pend on RESU	ILTWIDTH in CF	RYPTO_WAC		
15:12	Reserved	To ensure co	ompatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-
11:8	DDATA0LSBS	0xX	R	LSBs in DE	ATA0			
	Allows read of 4 LS	Bs in DDATA0						
7:4	Reserved	To ensure co	ompatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-
3:0	DATA0ZERO	0xX	R	Data 0 Zero	)			
	This field contains f	lags indicating if	any 32 bit	part of DATA0	s 0.			
	Value	Mode		Description				
	1	ZERO0TO3	1	In DATA0 bi	ts 0 to 31 are all	zero.		
	2	ZERO32TO	63	In DATA0 bi	ts 32 to 63 are a	all zero.		
	4	ZERO64TO	95	In DATA0 bi	ts 64 to 95 are a	all zero.		
	8	ZERO96TO	127	In DATA0 bi	ts 96 to 127 are	all zero.		

# 31.6.6 CRYPTO\_CSTATUS - Control Status Register

Offset				Bit Position				
0x018	30 30 29 28 28	25 25 23 23 22	20 20 19 18	15 41	6 5 5	9 8	7       6       4	0 7 7 3
Reset		00×0		0 0		0x2		0×1
Access		<u>~</u>		x x		<u> </u>		<u>~</u>
				교				
Name		SEQIP		SEQPART		>		0/
Bit	Name	Reset	Access Des	cription				
31:25	Reserved	To ensure com tions	npatibility with fu	ture devices, alw	ays write bit	s to 0. Moi	re information in	1.2 Conven-
24:20	SEQIP	0x00	R Seq	uence Next Inst	ruction Poi	nter		
	Next sequence in	struction when in hal	Ited sequence					
19:18	Reserved	To ensure com tions	npatibility with fu	ture devices, alw	ays write bit	s to 0. Moi	re information in	1.2 Conven-
17	SEQSKIP	0	R Seq	uence Skip Nex	t Instruction	n		
	When in halted se	equence, tells whether	er next instruction	on will be skipped	i			
16	SEQPART	0	R Seq	uence Part				
	Shows whether c	urrently in part A or E	3 of a sequence					
	Value	Mode	Des	cription				
	0	SEQA						
	1	SEQB						
15:11	Reserved	To ensure com	npatibility with fu	ture devices, alw	ays write bit	s to 0. Moi	re information in	1.2 Conven-
10:8	V1	0x2	R Sele	ected ALU Opera	and 1			
	Selectable operar	nd for arithmetic oper	rations					
	Value	Mode	Des	cription				
	0	DDATA0						
	1	DDATA1						
	2	DDATA2						
	3	DDATA3						
	4	DDATA4						
	5	DATA0						
	6	DATA1						
	7	DATA2						
7:3	Reserved	To ensure com	npatibility with fu	ture devices, alw	ays write bit	s to 0. Moi	re information in	1.2 Conven-

Bit	Name	Reset	Access	Description									
2:0	V0	0x1	R	Selected ALU Operand 0									
	Selectable operand for arithmetic operations												
	Value	Mode		Description									
	0	DDATA0											
	1	DDATA1											
	2	DDATA2											
	3	DDATA3											
	4	DDATA4											
	5	DATA0											
	6	DATA1											
	7	DATA2											

# 31.6.7 CRYPTO\_KEY - KEY Register Access (No Bit Access) (Actionable Reads)

Offset	Bit Position														
0x020	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3														0
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX														
Access		RWH H													
Name		X F													

Bit	Name	Reset	Access	Description
31:0	KEY	0xXXXXXXX X	RWH	Key Access

Access the KEY. 4x32bits (8x32bits if AES256 in CRYPTO\_CTRL is set) read/write accesses are required to fully read/write KEY.

# 31.6.8 CRYPTO\_KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	: Po	sitio	on														
0x024	31	30	29	28	27	26	25	24	23	22	71	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset																XXXXXXXX																
Access																HWG																
Name																KEVRIE	2															
Bit	Na	me					Re	set			Ac	cess	; [	Des	cript	tion																
31:0	KE	YBL	JF				0xX X	ΧX	XXX	X	RW	/H	ŀ	<b>Key</b>	Buf	fer A	Acc	ess														
		Access to KEYBUF. 4x32bits (8x32bits if AES256 in CRYPTO_CTRL is set) read/write accesses are required to fully read/write KEYBUF																														

## 31.6.9 CRYPTO\_SEQCTRL - Sequence Control

Offset											Bit	Posi	ion													
0x030	31	30	29	28	27	25	23	22	21	18	17	9 4	4	13	7 7	= {	2 .	ာ င	α	7	9	2	4	က	2	- 0
Reset	0		0	0	0x0	0x0			0x0											0x0000						
Access	RW		RW	RW	RWH	RWH			RW											RWH						
Name	HALT		DMA1PRESA	DMA0PRESA	DMA1SKIP	DMA0SKIP			BLOCKSIZE											LENGTHA						
Bit	Na	me				Reset			Acces	s Des	cripti	on														
31	HA	LT				0			RW	Halt	Sequ	uenc	)													
	Alle	ows	step	pin	g throug	h CRYF	то	inst	ructions	in the s	eque	nce f	or de	bugg	jing.											
30	Re	serv	/ed			To ens	ure d	com	patibility	with fu	ture c	levice	es, al	ways	write	e bits	s to	0. M	1ore	info	orm	atio	n in	1.2	Con	ven-
29	DN	1A1F	PRE	SA		0			RW	DMA	A1 Pr	eserv	e a													
					pped by	0 RW <b>DMA1 Preserve a</b> bed bytes back on next DMA1WR triggered write. Use this together with DMA1SKIP to enable in-place of															e con-					
28	DN	1A0F	PRE	SA		0			RW	DMA	A0 Pr	eserv	e a													
					pped by	rtes bac	k on	nex	t DMA0	WR trig	gered	l write	e. Us	e this	s toge	ether	wit	h Di	MA	SK	IP t	o ei	nabl	e in	-plac	e con-
27:26	DM	1A15	SKIF	)		0x0			RWH	DMA	A1 Sk	ip														
	Se	t to ı	num	ber	of bytes	to excl	ude 1	from	data re	eceived	by ne	xt DN	1A1R	RD in	sructi	on										
25:24	DN	1A05	SKIF	)		0x0			RWH	DMA	A0 Sk	ip														
				ber	of bytes	to excl																				
23:22	Re	serv	/ed			To ens	ure d	com	patibility	with fu	ture c	levice	es, al	ways	write	e bits	s to	0. M	1ore	info	orm	atio	n in	1.2	Con	ven-
21:20	BL	OCŁ	(SIZ	Έ		0x0			RW	Size	of D	ata E	lock	s												
					dth of bl ed Sequ	ocks pro lence)	ces	sed	in each	iteration	n of a	sequ	ence	runr	ning c	on a	dat	aset	(se	e re	elate	ed n	ote	in		
	Val	ue				Mode				Des	criptic	n														
	0					16BYT	ES			A blo	ock is	16 b	ytes	long												
	1					32BYT	ES			A blo	ock is	32 b	ytes	long												
	2					64BYT	ES			A blo	ock is	64 b	ytes	long												
19:14	Re	serv	/ed			To ens	ure d	com	patibility	with fu	ture c	levice	s, al	ways	write	e bits	s to	0. M	1ore	info	orm	atio	n in	1.2	Con	ven-

0x0000

**RWH** 

**Buffer Length a in Bytes** 

This field sets the number of bytes to be handled during the repeated sequence. Set it to the exact number of bytes. If the

number is not a multiple of BLOCKSIZE, the last data block is zero-padded. Format is unsigned integer.

LENGTHA

13:0

# 31.6.10 CRYPTO\_SEQCTRLB - Sequence Control B

Offset															В	it Po	siti	on															
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	١	_	5 l	2	4	က	7	_	0
Reset			0	0											•								•		•	0000x0	•	·				•	
Access			RW	RW																						RWH							
Name			DMA1PRESB	DMA0PRESB																						LENGTHB							

Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29	DMA1PRESB	0	RW	DMA1 Preserve B
				DMA1PRESA for in-place conversions where all data is written out from a-set is written, enable only this to preserve the data read in during part A
28	DMA0PRESB	0	RW	DMA0 Preserve B
	•		•	DMA0PRESA for in-place conversions where all data is written out from a-set is written, enable only this to preserve the data read in during part A
27:14	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:0	LENGTHB	0x0000	RWH	Buffer Length B in Bytes
	Sets the number o	f bvtes to be han	idled in a sec	ond iteration over a programmed sequence.

# 31.6.11 CRYPTO\_IF - AES Interrupt Flags

Offset															Ві	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	3	7	_	0
Reset																					1								0	0	0	0
Access																													2	~	22	~
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Name	Reset	Access	Description
Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
BUFUF	0	R	Buffer Underflow
Set if the buffer READ	BUFFER exper	iences an	underflow when attempting a read.
BUFOF	0	R	Buffer Overflow
Set if the buffer WRIT	EBUFFER expe	eriences an	overflow when attempting a write.
SEQDONE	0	R	Sequence Done
Set when an instruction	on sequence has	s complete	d
INSTRDONE	0	R	Instruction Done
Set when an instruction	on has complete	ed	
	Reserved  BUFUF Set if the buffer READ BUFOF Set if the buffer WRIT SEQDONE Set when an instruction	Reserved To ensure contions  BUFUF 0 Set if the buffer READBUFFER exper BUFOF 0 Set if the buffer WRITEBUFFER exper SEQDONE 0 Set when an instruction sequence has	Reserved To ensure compatibility vitions  BUFUF 0 R  Set if the buffer READBUFFER experiences and BUFOF 0 R  Set if the buffer WRITEBUFFER experiences and SEQDONE 0 R  Set when an instruction sequence has complete

# 31.6.12 CRYPTO\_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	7	_	0
Reset					'										'	'	•			•					'		'		0	0	0	0
Access																													W	W	W	W1
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	W1	Set BUFUF Interrupt Flag
	Write 1 to set the BU	FUF interrupt fla	g	
2	BUFOF	0	W1	Set BUFOF Interrupt Flag
	Write 1 to set the BU	FOF interrupt fla	g	
1	SEQDONE	0	W1	Set SEQDONE Interrupt Flag
	Write 1 to set the SE	QDONE interrup	t flag	
0	INSTRDONE	0	W1	Set INSTRDONE Interrupt Flag
	Write 1 to set the INS	STRDONE interro	upt flag	

# 31.6.13 CRYPTO\_IFC - Interrupt Flag Clear Register

Offset															Ві	it Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					'						'					•								'			'	•	0	0	0	0
Access																													(R)W1	(R)W1	(R)W1	(R)W1
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	(R)W1	Clear BUFUF Interrupt Flag
	Write 1 to clear the (This feature must		Ū	ng returns the value of the IF and clears the corresponding interrupt flags .
2	BUFOF	0	(R)W1	Clear BUFOF Interrupt Flag
	Write 1 to clear the (This feature must	•	•	ng returns the value of the IF and clears the corresponding interrupt flags .
1	SEQDONE	0	(R)W1	Clear SEQDONE Interrupt Flag
	Write 1 to clear the flags (This feature			eading returns the value of the IF and clears the corresponding interrupt MSC.).
0	INSTRDONE	0	(R)W1	Clear INSTRDONE Interrupt Flag
	Write 1 to clear the flags (This feature			Reading returns the value of the IF and clears the corresponding interrupt //SC.).

# 31.6.14 CRYPTO\_IEN - Interrupt Enable Register

Offset	Bit Position			
0x04C	1     1 <th>က</th> <th>7 -</th> <th>- 0</th>	က	7 -	- 0
Reset		0	0 0	0
Access		& §	% %	M M
Name		╙╵	BUFOF	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	RW	BUFUF Interrupt Enable
	Enable/disable the Bl	JFUF interrupt		
2	BUFOF	0	RW	BUFOF Interrupt Enable
	Enable/disable the Bl	JFOF interrupt		
1	SEQDONE	0	RW	SEQDONE Interrupt Enable
	Enable/disable the SE	EQDONE interru	ıpt	
0	INSTRDONE	0	RW	INSTRDONE Interrupt Enable
	Enable/disable the IN	STRDONE inter	rupt	

# 31.6.15 CRYPTO\_SEQ0 - Sequence Register 0

Offset															Bi	t Po	sitio	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	8	2	_	0
Reset																																
Access				2	<u>}</u>							<u>ک</u>	2							<u> </u>	<u>}</u>							Š	<u>}</u>			
Name				COLUM	22							INSTRA	2							NCT D1								Ĭ	INS I KO			

Bit	Name	Reset	Access	Description
31:24	INSTR3	0x00	RW	Sequence Instruction 3
	Sequence instru	uction. See INSTR in	CRYPTO_	CMD for a possible values.
23:16	INSTR2	0x00	RW	Sequence Instruction 2
	Sequence instru	uction. See INSTR ir	CRYPTO_	CMD for a possible values.
15:8	INSTR1	0x00	RW	Sequence Instruction 1
	Sequence instru	uction. See INSTR ir	CRYPTO_	CMD for a possible values.
7:0	INSTR0	0x00	RW	Sequence Instruction 0
	Sequence instru	uction. See INSTR ir	CRYPTO_	CMD for a possible values.

# 31.6.16 CRYPTO\_SEQ1 - Sequence Register 1

Offset		Bit Po	sition	
0x054	31 30 29 28 27 27 26 26 27 27	23 22 22 23 20 19 19 14 14 17 17 19	4     1       4     1       4     1       4     1       4     1       4     1       4     1       4     1       4     1       4     1       5     1       6     1       8     1       8     1       8     1       9     1       1     1       2     1       2     1       2 <th>r 9 &amp; 4 &amp; 7 - 0</th>	r 9 & 4 & 7 - 0
Reset	00×0	00×0	00×0	00×0
Access	RW	RW	RW	RW
Name	INSTR7	INSTR6	INSTR5	INSTR4

Bit	Name	Reset	Access	Description
31:24	INSTR7	0x00	RW	Sequence Instruction 7
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR6	0x00	RW	Sequence Instruction 6
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR5	0x00	RW	Sequence Instruction 5
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR4	0x00	RW	Sequence Instruction 4
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.

# 31.6.17 CRYPTO\_SEQ2 - Sequence Register 2

Offset		Bit Po	osition	
0x058	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 19 19 17 17	6 9 9 8	7       9       4       6       7       7       8       8       8       8       8       8       9       9       9       9       10 <td< th=""></td<>
Reset	00×0	00×0	00×0	00×00
Access	RW	RW	RW	RW
Name	INSTR11	INSTR10	INSTR9	INSTR8

Bit	Name	Reset	Access	Description
31:24	INSTR11	0x00	RW	Sequence Instruction 11
	Sequence instru	ction. See INSTR ir	CRYPTO_0	CMD for a possible values.
23:16	INSTR10	0x00	RW	Sequence Instruction 10
	Sequence instru	ction. See INSTR ir	CRYPTO_0	CMD for a possible values.
15:8	INSTR9	0x00	RW	Sequence Instruction 9
	Sequence instru	ction. See INSTR ir	CRYPTO_0	CMD for a possible values.
7:0	INSTR8	0x00	RW	Sequence Instruction 8
	Sequence instru	ction. See INSTR ir	CRYPTO_0	CMD for a possible values.

# 31.6.18 CRYPTO\_SEQ3 - Sequence Register 3

Offset															Ві	t Po	sitio	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	0	0000					•		2	nnxn	•						0	0000		•				•	0	00X0			
Access				<u> </u>	Ž							Ž	<b>≥</b>							<u> </u>	2							i	<b>≷</b>			
Name				NCTD16	_							FOLK FOLK	4 X 1 0 X 1							INCTD13	2							Ì	INSTR12			

Bit	Name	Reset	Access	Description
31:24	INSTR15	0x00	RW	Sequence Instruction 15
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR14	0x00	RW	Sequence Instruction 14
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR13	0x00	RW	Sequence Instruction 13
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR12	0x00	RW	Sequence Instruction 12
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.

# 31.6.19 CRYPTO\_SEQ4 - Sequence Register 4

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	∞	7	9	5	4	က	2	_	0
Reset	0000																noxn			<u> </u>												
Access															<u>}</u>							Š	<b>≩</b>									
Name				OF GENERAL	ב							NCTD18	2							NCTD17	2							, ,	01.X10.			

Bit	Name	Reset	Access	Description
31:24	INSTR19	0x00	RW	Sequence Instruction 19
	Sequence instru	ction. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR18	0x00	RW	Sequence Instruction 18
	Sequence instru	ction. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR17	0x00	RW	Sequence Instruction 17
	Sequence instru	ction. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR16	0x00	RW	Sequence Instruction 16
	Sequence instru	ction. See INSTR in	CRYPTO_0	CMD for a possible values.

# 31.6.20 CRYPTO\_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	ositi	on														
0x080	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																	OXXXXXXXX															
Access	RWH																															
Name																( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	DAIAO															
Bit	Na	me					Re	set			Ac	cess	S	Des	crip	tior	1															
31:0	DA	TA0					0xX X	ΧX	XXX	ίX	RW	/H		Data	a 0 A	Acc	ess															
	Acc	cess	to [	DAT	A0.	4x3	2bits	s rea	ad/w	rite	acce	esse	s a	re re	quir	ed	to fu	lly re	ead	/writ	e DA	AΤΑ	0									

## 31.6.21 CRYPTO\_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Pc	siti	on														
0x084	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																														
Access																	[ } }															
Name																1 V F V C	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	DATA1	0xXXXXXXX X	RWH	Data 1 Access
	Access to DATA1_4x3	32hits read/write	accesses	are required to fully read/write DATA1

# 31.6.22 CRYPTO\_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	ositi	on														
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	2	4	က	2	_	0
Reset																	XXXXXXXXX 0															
Access																	RWH															
Name																İ	DATA2															
Bit	Na	me					Re	set			Acc	cess	S	Des	crip	tio	n															
31:0	DA	TA2					0x> X	(XX	XXX	X	RW	/H		Data	2 A	Acc	ess															
	Access to DATA2. 4x32bits read/write accesses are required to fully read/write DATA2.																															

## 31.6.23 CRYPTO\_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x08C	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Access	NA H
Name	DATA3

Bit	Name	Reset	Access	Description
31:0	DATA3	0xXXXXXXX X	RWH	Data 3 Access

Access to DATA3. 4x32bits read/write accesses are required to fully read/write DATA3.

## 31.6.24 CRYPTO\_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads)

Offset												Bit	Posi	itio	n														
0x0A0	31	29	28	27	25	24	23	22	50	19	18	17	9 4	2 ;	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset													0xxxxxxxx																
Access													RWH																
Name													DATA0XOR																
Bit	Nam	е			Re	set		A	cces	s I	Des	cript	on																
31:0	DATA	A0XOF	₹		0x)	XXX	XXX	X R	WH		XOF	R Dat	a 0 A	CCE	ess	;													

Any value written to this register will be XOR'ed with the value of DATA0. The result is stored in DATA0. Reads return DA-TA0 directly. 4x32bits read/write accesses are required to perform a full XOR write to DATA0

# 31.6.25 CRYPTO\_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	it Po	siti	on														
0x0B0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset			•		•	•					•	•	•	•		•							•					3	XXX			
Access																													I X Y			
Name																												ţ	DAIAUBYIE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure c	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE	0xXX	RWH	Data 0 Byte Access
	Access to DATA0. 16 multiples of 4, or data			are required to fully read/write DATA0. Accesses must be performed in

# 31.6.26 CRYPTO\_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x0B4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset									•			•	•					•				•	•	•				}	XXX			
Access																													I X Y			
Name																												ļ	DAIA1BYIE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA1BYTE	0xXX	RWH	Data 1 Byte Access
	Access to DATA1. 163 multiples of 4, or data			are required to fully read/write DATA1. Accesses must be performed in

# 31.6.27 CRYPTO\_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x0BC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	- (	_ >
Reset			•		•	•					•			•				•		•			•				•	}	X		•	
Access																													I X Y			
Name																													DATAUXORBYTE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0XORBYTE	0xXX	RWH	Data 0 XOR Byte Access
				are required to fully read/write DATA0. Written data is XOR'ed with the ale performed in multiples of 4, or data incoherency may occur

# 31.6.28 CRYPTO\_DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access)

Offset	Bit Position	
0x0C0	31 31 32 33 33 34 35 35 35 35 35 35 35 35 35 35 35 35 35	7         0
Reset		XXX0
Access		RWH
Name		DATA0BYTE12

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE12	0xXX	RWH	Data 0 Byte 12 Access
	Access to DATA0 by	yte 12.		

# 31.6.29 CRYPTO\_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x0C4	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	5	6	8	7	9	5	4	3	2	_	0
Reset			•		•	•		,		•			•					•				•				•		>	<b>\</b>		·	
Access																													- - - -			
Name																												DATAOBYTE13				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE13	0xXX	RWH	Data 0 Byte 13 Access
	Access to DATA0 byt	e 13.		

# 31.6.30 CRYPTO\_DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x0C8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	3	2	_	0
Reset																												3	XXX			
Access																													RWH			
Name																												į	DATA0BYTE14			_

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE14	0xXX	RWH	Data 0 Byte 14 Access
	Access to DATA0 by	yte 14.		

# 31.6.31 CRYPTO\_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x0CC	33	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	0
Reset					•	•		,		•			•								•	•				•		>	<b>X</b>		·	
Access																																
Name																												DATAOBYTE 16	DAIAOBITEIS			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE15	0xXX	RWH	Data 0 Byte 15 Access
	Access to DATA0 byt	e 15.		

## 31.6.32 CRYPTO\_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x100	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	=	10	6	8	7	9	5	4	3	2	_	0
Reset																>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	OXVVVVVV															
Access																																
Name																	OKIAO															
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tion																
31:0	DD	ΑTΑ	0				0x) X	XXX	ΧX>	ΚX	RW	/H		Dou	ble	Dat	a 0 <i>i</i>	Acc	ess	•												

# 31.6.33 CRYPTO\_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads)

Access to DDATA0. 8x32bits read/write accesses are required to fully read/write DDATA0.

Offset															Bi	t Pc	siti	on														
0x104	31	39	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	9	6	œ	7	9	5	4	က	2	_	0
Reset																>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	OXVVVVVV															
Access																																
Name																, A C C	14140															

Bit	Name	Reset	Access	Description
31:0	DDATA1	0xXXXXXXX X	RWH	Double Data 0 Access

Access to DDATA1, which is equal to the full width of KEY regardless of AES256 in CRYPTO\_CTRL. 8x32bits read/write accesses are required to fully read/write DDATA1.

## 31.6.34 CRYPTO\_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	Posi	tio	n														
0x108	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	<u>δ</u> π	2 ;	4	5 5	1 5	- 5	2 (	ກ	œ	7	9	5	4	က	2	_	0
Reset					•						•					0xxxxxxxx			·	·	•		·									
Access																RWH																
Name																DDATA2																

Bit	Name	Reset	Access	Description
31:0	DDATA2	0xXXXXXXX	RWH	Double Data 0 Access

Access to DDATA2, which consists of {DATA1, DATA0}. 8x32bits read/write accesses are required to fully read/write DDATA2.

#### 31.6.35 CRYPTO\_DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x10C	33       34       4       5       6       6       6       7       7       8       8       8       9       10
Reset	XXXXXX0
Access	RWH H
Name	DDATA3

Bit	Name	Reset	Access	Description
31:0	DDATA3	0xXXXXXXX X	RWH	Double Data 0 Access

Access to DDATA3, which consists of {DATA3, DATA2}. 8x32bits read/write accesses are required to fully read/write DDATA3.

## 31.6.36 CRYPTO\_DDATA4 - DDATA4 Register Access (No Bit Access) (Actionable Reads)

Offset	Bit Position										
0x110	33 34 5 5 6 7 7 8 8 8 7 7 9 8 7 7 8 8 8 7 9 9 8 7 9 9 8 7 9 9 9 9										
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX										
Access	AW H										
Name	DDATA4										

Bit	Name	Reset	Access	Description
31:0	DDATA4	0xXXXXXXX X	RWH	Double Data 0 Access

Access to DDATA4, which is equal to the full width of KEYBUF regardless of AES256 in CRYPTO\_CTRL. 8x32bits read/write accesses are required to fully read/write DDATA4.

# 31.6.37 CRYPTO\_DDATA0BIG - DDATA0 Register Big Endian Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x130	33 34
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Access	AW H
Name	DDATA0BIG

Bit	Name	Reset	Access	Description
31:0	DDATA0BIG	0xXXXXXX X	RWH	Double Data 0 Big Endian Access
	Big endian access to D	DATA0. 8x32bit	ts read/writ	te accesses are required to fully read/write DDATA0.

# 31.6.38 CRYPTO\_DDATA0BYTE - DDATA0 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x140	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•							•		•			•	•		•			•	•				•		>>	<b>X</b>			
Access																												ם, אלם				
Name																												at/an/ty do	-			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DDATA0BYTE	0xXX	RWH	Ddata 0 Byte Access
	Access to DDATA0. 3 multiples of 4, or data			es are required to fully read/write DDATA0. Accesses must be performed in

# 31.6.39 CRYPTO\_DDATA1BYTE - DDATA1 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x144	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	2	4	က	2	_	0
Reset					•			•							•	•	•	•				•						3	XXX			
Access																													H M Y			
Name																												- }	DDAIA1BY IE			

Bit	Name	Reset	Access	Description							
31:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
7:0	DDATA1BYTE	0xXX	RWH	Ddata 1 Byte Access							
		32x8bits read/write accesses are required to fully read/write DDATA1. Accesses must be performed in a incoherency may occur									

# 31.6.40 CRYPTO\_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x148	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	2	4	က	2	_	0
Reset				•		•	•					•			•													•		>	3	
Access																														H/V/G		
Name																														DDATA0BYTE32		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	DDATA0BYTE32	0xX	RWH	Ddata 0 Byte 32 Access
	Access to DDATA0 b	yte 32. This is	used when F	RESULTWIDTH in CRYPTO_WAC is set to 260BIT.

## 31.6.41 CRYPTO\_QDATA0 - QDATA0 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	Pos	sitio	on														
0x180	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																XXXXXXXXXX																
Access																RWH																
Name		QDATA0 RV																														

Bit	Name	Reset	Access	Description
31:0	QDATA0	0xXXXXXXX X	RWH	Quad Data 0 Access
	Access to QDATA0, v QDATA0.	which is equal to	(DDATA1,	DDATA0}. 16x32bits read/write accesses are required to fully read/write

## 31.6.42 CRYPTO\_QDATA1 - QDATA1 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit F	ositi	ion														
0x184	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																0xxxxxxxxx															
Access																RWH															
Name																QDATA1															

Bit	Name	Reset	Access	Description
31:0	QDATA1	0xXXXXXXX	RWH	Quad Data 1 Access

Access to QDATA1, which is equal to {DATA3, DATA2, DATA1, DATA0} and {DDATA3, DDATA2}. 16x32bits read/write accesses are required to fully read/write QDATA1.

## 31.6.43 CRYPTO\_QDATA1BIG - QDATA1 Register Big Endian Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x1A4	33       34       36       37       38       39       30       30       30       31       32       33       34       35       36       37       38       40
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Access	RW H
Name	QDATA1BIG

Bit	Name	Reset	Access	Description
31:0	QDATA1BIG	0xXXXXXXX X	RWH	Quad Data 1 Big Endian Access

Big endian access to QDATA1, which is equal to {DATA3, DATA1, DATA0} and {DDATA3, DDATA2}. 16x32bits read/write accesses are required to fully read/write QDATA1.

# 31.6.44 CRYPTO\_QDATA0BYTE - QDATA0 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x1C0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	က	2	_	0
Reset																												>	X X X			
Access																												2	I X Y			
Name																												Ę	QDAIA0BY I E			

Bit	Name	Reset	Access	Description							
31:8	Reserved	To ensure tions	compatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-							
7:0	QDATA0BYTE	0xXX	RWH	Qdata 0 Byte Access							
			. 64x8bits read/write accesses are required to fully read/write QDATA0. Accesses must be performed in ta incoherency may occur								


# 31.6.45 CRYPTO\_QDATA1BYTE - QDATA1 Register Byte Access (No Bit Access) (Actionable Reads)

Offset	Bit Position	
0x1C4	8 8 8 7 8 8 7 8 8 7 8 8 8 7 8 8 8 8 8 8	~ 0 10 4 10 C T O
Reset		XXX0
Access		RWH
Name		QDATA1BYTE

Bit	Name	Reset	Access	Description						
31:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-						
7:0	QDATA1BYTE	0xXX	RWH	Qdata 1 Byte Access						
		4x8bits read/write accesses are required to fully read/write QDATA1. Accesses must be performed in incoherency may occur								

#### 32. GPIO - General Purpose Input/Output





#### **Quick Facts**

#### What?

The General Purpose Input/Output (GPIO) is used for pin configuration, direct pin manipulation and sensing, as well as routing for peripheral pin connections.

#### Why?

Easy to use and highly configurable input/output pins are important to fit many communication protocols as well as minimizing software control overhead. Flexible routing of peripheral functions helps to ease PCB layout.

#### How?

Each pin on the device can be individually configured as either an input or an output with several different drive modes. Also, individual bit manipulation registers minimizes control overhead. Peripheral connections to pins can be routed to several different locations, thus solving congestion issues that may arise with multiple functions on the same pin. Fully asynchronous interrupts can also be generated from any pin.

#### 32.1 Introduction

In the EFR32xG12 Wireless Gecko devices the General Purpose Input/Output (GPIO) pins are organized into ports with up to 16 pins each. These GPIO pins can individually be configured as either an output or input. More advanced configurations like open-drain, open-source, and glitch filtering can be configured for each individual GPIO pin. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enable interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

#### Note:

To use the GPIO, the GPIO clock must first be enabled in CMU\_HFBUSCLKEN0. Setting this bit enables the HFBUSCLK for the GPIO.

#### 32.2 Features

- · Individual configuration for each pin
  - · Tristate (reset state)
  - Push-pull
  - · Open-drain
  - · Pull-up resistor
  - · Pull-down resistor
  - · Drive strength
    - 1 mA
    - 10 mA
  - Slewrate
  - · Over Voltage Tolerance
- · EM4 IO pin retention
  - · Output enable
  - · Output value
  - · Pull enable
  - · Pull direction
  - · Over Voltage Tolerance
- · EM4 wake-up on selected GPIO pins
- · Glitch suppression input filter
- · Alternate functions (e.g. peripheral outputs and inputs)
  - · Routed to several locations on the device
  - · Pin connections can be enabled individually
  - · Output data can be overridden by peripheral
  - · Output enable can be overridden by peripheral
- · Toggle register for output data
- · Dedicated data input register (read-only)
- · Interrupts
  - · 2 Interrupt lines using either levels or edges
    - · EM4 wake-up pins are selectable for level interrupts
    - · All GPIO pins are selectable for edge interrupts
  - · Separate enable, status, set and clear registers
  - · Asynchronous sensing
  - · Rising, falling or both edges
  - · High or low level detection
  - · Wake up from EM0 Active-EM3 Stop
- · Peripheral Reflex System producer
  - · All GPIO pins are selectable
- · Configuration lock functionality to avoid accidental changes

#### 32.3 Functional Description

An overview of the GPIO module is shown in Figure 32.1 Pin Configuration on page 1105. The GPIO pins are grouped into 16-pin ports. Each individual GPIO pin is called Pxn where x indicates the port (A, B, C ...) and n indicates the pin number (0,1,....,15). Fewer than 16 bits may be available on some ports, depending on the total number of I/O pins on the package. After a reset, both input and output are disabled for all pins on the device, except for the Serial Wire Debug pins.

To use a pin, the Mode Register (GPIO\_Px\_MODEL/GPIO\_Px\_MODEH) must be configured for the pin to make it an input or output. These registers can also do more advanced configuration, which is covered in 32.3.1 Pin Configuration. When the port is configured as an input or an output, the Data In Register (GPIO\_Px\_DIN) can be used to read the level of each pin in the port (bit n in the register is connected to pin n on the port). When configured as an output, the value of the Data Out Register (GPIO\_Px\_DOUT) will be driven to the pin.

The DOUT value can be changed in 4 different ways:

- · Writing to the GPIO\_Px\_DOUT register
- · Writing the BITSET address of the GPIO Px DOUT register sets the DOUT bits
- · Writing the BITCLEAR address of the GPIO\_Px\_DOUT register clears the DOUT bits
- Writing the GPIO\_Px\_DOUTTGL register toggles the corresponding DOUT bits

Reading the GPIO\_Px\_DOUT register will return its contents. Reading the GPIO\_Px\_DOUTTGL register will return 0.




Figure 32.1. Pin Configuration

#### 32.3.1 Pin Configuration

In addition to setting the pins as either outputs or inputs, the GPIO\_Px\_MODEL and GPIO\_Px\_MODEH registers can be used for more advanced configurations. GPIO\_Px\_MODEL contains 8 bit fields named MODEn (n=0,1,..7) which control pins 0-7, while GPIO\_Px\_MODEH contains 8 bit fields named MODEn (n=8,9,..15) which control pins 8-15. In some modes GPIO\_Px\_DOUT is also used for extra configurations like pull-up/down and glitch suppression filter enable. Table 32.1 Pin Configuration on page 1106 shows the available configurations.

Table 32.1. Pin Configuration

MODEn	Input	Output	DOUT	Pull- down	Pull- up	Alt Port Ctrl	Input Filter	Description
DISABLED	Disabled	Disabled	0					Input disabled
			1		On			Input disabled with pull-up
INPUT	Enabled		0					Input enabled
	if not DINDIS		1				On	Input enabled with filter
INPUTPULL			0	On				Input enabled with pull-down
			1		On			Input enabled with pull-up
INPUTPULLFILTER			0	On			On	Input enabled with pull- down and filter
			1		On		On	Input enabled with pull-up and filter
PUSHPULL		Push-	х					Push-pull
PUSHPULLALT		pull	х			On		Push-pull with alternate port control values
WIREDOR		Open	х					Open-source
WIREDORPULLDOWN		Source (Wired- OR)	х	On				Open-source with pull-down
WIREDAND		Open	х					Open-drain
WIREDANDFILTER		Drain (Wired-	х				On	Open-drain with filter
WIREDANDPULLUP		AND)	х		On			Open-drain with pull-up
WIREDANDPULLUPFILTER			х		On		On	Open-drain with pull-up and filter
WIREDANDALT			х			On		Open-drain with alternate port control values
WIREDANDALTFILTER			х			On	On	Open-drain with alternate port control values and filter
WIREDANDALTPULLUP			х		On	On		Open-drain with alternate port control values and pull-up
WIREDANDALTPULLUPFILTER			х		On	On	On	Open-drain with alternate port control values, pull-up and filter

MODEn determines which mode the pin is in at a given time. Setting MODEn to DISABLED disables the pin, reducing power consumption to a minimum. When the output driver, input driver and Over Voltage Tolerance is disabled, the pin can be used as a connection for an analog module. An input is enabled by setting MODEn to any value other than DISABLED while DINDIS for the given port is cleared.

Set DINDIS to disable the input of a gpio port. The pull-up, pull-down and glitch filter function can optionally be applied to the input, see Figure 32.2 Tristated Output With Optional Pull-up or Pull-down on page 1107.




Figure 32.2. Tristated Output With Optional Pull-up or Pull-down

When MODEn is PUSHPULL or PUSHPULLALT, the pin operates in push-pull mode. In this mode, the pin can have alternate port control values and can be driven either high or low, dependent on the value of GPIO\_Px\_DOUT. The push-pull configuration is shown in Figure 32.3 Push-Pull Configuration on page 1107.




Figure 32.3. Push-Pull Configuration

When MODEn is WIREDOR or WIREDORPULLDOWN, the pin operates in open-source mode (with a pull-down resistor for WIREDORPULLDOWN). When driving a high value in open-source mode, the pull-down is disconnected to save power.

When the mode is prefixed with WIREDAND, the pin operates in open-drain mode as shown in Figure 32.4 Open-drain on page 1107. In open-drain mode, the pin can have an input filter, a pull-up, alternate port control values or any combination of these. When driving a low value in open-drain mode, the pull-up is disconnected to save power.




Figure 32.4. Open-drain

# Over voltage capability is available for most pins. If available, it allows the pin to be used at the minimum of IOVDD + 2V and 5.5V (for

5V tolerant pads). The data sheet specifies which pins can be used as 5V tolerant pins. Default over voltage is enabled for each pin supporting that feature. Over voltage tolerance (OVT) can be disabled on a per pin basis. The over voltage tolerance feature applied to the selected pins is configured in the GPIO\_Px\_OVTDIS register. Disabling the over voltage tolerance for a pin will provide less distortion on that pin, which is useful when the pin is used as analog input.

#### Note:

The VDAC (and OPAMPs) can drive outputs above IOVDD and therefore the involved pads typically require OVT to be be enabled.

#### 32.3.1.2 Alternate Port Control

The Alternate Port Control allows for additional flexibilty of port level settings. A user may setup two different port configurations (normal and alternate modes) and select which is applied on a pin by pin bases. For example you may configure half of port A to use the low drive strength setting (normal mode) while the other half uses high drive strength (alternate mode).

Alternate port control is enabled when MODEn is set to any of the ALT enumerated modes (ie. PUSHPULLALT). When MODEn is an alternate mode, the pin uses the alternate port control values specified in the DINDISALT, SLEWRATEALT, and DRIVESTRENGTHALT fields in GPIO\_Px\_CTRL. In all other modes, the port control values are used from the DINDIS, SLEWRATE, and DRIVESTRENGTH fields in GPIO\_Px\_CTRL.

#### 32.3.1.3 Drive Strength

The drive strength can be applied to pins on a port-by-port basis. The drive strength applied to pins configured using normal MODEn settings can be controlled using the DRIVESTRENGTH field in GPIO\_Px\_CTRL. The drive strength applied to pins configured using alternate MODEn settings can be controlled using the DRIVESTRENGTHALT field.

#### 32.3.1.4 Slewrate

The slewrate can be applied to pins on a port-by-port basis. The slewrate applied to pins configured using normal MODEn settings can be controlled using the SLEWRATE fields in GPIO\_Px\_CTRL. The slewrate applied to pins configured using the alternate MODEn settings can be controlled using the SLEWRATEALT field.

#### 32.3.1.5 Input Disable

The pin inputs can be disabled on a port-by-port basis. The input of pins configured using the normal MODEn settings can be disabled by setting DINDIS in GPIO\_Px\_CTRL. The input of pins configured using the alternate MODEn settings can be disabled by setting DINDISALT.

#### 32.3.1.6 Configuration Lock

GPIO\_Px\_MODEL, GPIO\_Px\_MODEH, GPIO\_Px\_CTRL, GPIO\_Px\_PINLOCKN, GPIO\_Px\_OVTDIS, GPIO\_EXTIPSELL, GPIO\_EXTIPSELL, GPIO\_EXTIPINSELL, GPIO\_EXTIPINSELL, GPIO\_EXTIPINSELH, GPIO\_INSENSE, GPIO\_ROUTEPEN, and GPIO\_ROUTELOC0 can be locked by writing any value other than 0xA534 to GPIO\_LOCK. Writing the value 0xA534 to the GPIOx\_LOCK register unlocks the configuration registers.

In addition to configuration lock, GPIO\_Px\_MODEL, GPIO\_Px\_MODEH, GPIO\_Px\_DOUT, GPIO\_Px\_DOUTTGL, and GPIO\_Px\_OVT-DIS can be locked individually for each pin by clearing the corresponding bit in GPIO\_Px\_PINLOCKN. When a bit in the GPIO\_Px\_PINLOCKN register is cleared, it will stay cleared until reset.

#### 32.3.2 EM4 Wake-up

It is possible to trigger a wake-up from EM4 using any of the selectable EM4WU GPIO pins. The wake-up request can be triggered through the pins by enabling the corresponding bit in the GPIO\_EM4WUEN register. When EM4 wake-up is enabled for the pin, the input filter is enabled during EM4. This is done to avoid false wake-up caused by glitches. In addition, the polarity of the EM4 wake-up request can be selected using the GPIO\_EXTILEVEL register.




Figure 32.5. EM4 Wake-up Logic

The pins used for EM4 wake-up must be configured as inputs with glitch filters using the GPIO\_Px\_MODEL/GPIO\_Px\_MODEH register. If the input is disabled and the wakeup polarity is low, a false wakeup will occur when entering EM4. If the input is enabled, the glitch filtered is disabled, and the polarity is set low, a glitch will occur when going into EM4 that will cause an immediate wake-up. Before going down to EM4, it is important to clear the wake-up logic by setting the GPIO\_IFC bit, which clears the wake-up logic, including the GPIO\_IF register. It is possible to determine which pin caused the EM4WU by reading the GPIO\_IF register. The mapping between EM4WU pins and the bit indexes in the GPIO\_EM4WUEN, GPIO\_EXTILEVEL, GPIO\_IFC, GPIO\_IFS, GPIO\_IEN, and GPIO\_IF registers is as follows:

Table 32.2. EM4WU Register Bit Index to EM4WU Pin Mapping

EM4WU Register Bit Indexes	EM4WU Pin
16	GPIO_EM4WU0
17	GPIO_EM4WU1
18	GPIO_EM4WU2
19	GPIO_EM4WU3
31	GPIO_EM4WU15

Note: See the device data sheet for actual pin location

#### 32.3.3 EM4 Retention

By default, GPIO pins revert back to their reset state when EM4 is entered. The GPIO pins can be configured to retain the settings for output enable, output value, pull enable, pull direction and over voltage tolerance while in EM4.

EM4 GPIO retention is controlled with the EM4IORETMODE field in the EMU\_EM4CTRL register. Setting EM4IORETMODE to EM4EXIT will cause retention to persist while in EM4 and reset the GPIOs during wakeup. Setting EM4IORETMODE to SWUNLATCH will cause the retention to persist until the EM4UNLATCH bit is written by software. Note that when using SWUNLATCH, the GPIO register values are still reset on wakeup from EM4. In order to ensure that the GPIO state does not change, sofware must re-write the GPIO registers before setting EM4UNLATCH and ending EM4 GPIO retention. See the EMU chapter for additional documentation on its registers and the EM4UNLATCH bit.

Alternate functions are connections to pins from peripherals, i.e. Timers, USARTs, etc.. These peripherals contain route registers, where the pin connections are enabled. In addition, the route registers contain a location bit field that configures which pin an output of that peripheral will be connected to if enabled. After connecting a peripheral, the pin configuration stays as set in GPIO\_Px\_MODEL, GPIO\_Px\_MODEH and GPIO\_Px\_DOUT registers. For example, the pin configuration must be set to output enable in GPIO\_Px\_MODEL or GPIO\_Px\_MODEH for a peripheral to be able to use the pin as an output.

It is not recommended to select two or more peripherals as output on the same pin. The reader is referred to the pin map section of the device data sheet for more information on the possible locations of each alternate function.

#### 32.3.4.1 Analog Connections

When using the GPIO pin for analog functionality, it is recommended to disable the over voltage tolerance by setting the corresponding pin in the GPIO\_Px\_OVTDIS register and setting the MODEn in GPIO\_Px\_MODEL or GPIO\_Px\_MODEH equal to DISABLE to disable the input sense, output driver and pull resistors.

#### 32.3.4.2 Debug Connections

#### 32.3.4.2.1 Serial Wire Debug Connection

The SW Debug Port is routed as an alternate function and the SWDIO and SWCLK pin connections are enabled by default with internal pull up and pull down resistors, respectively. It is possible to disable these pin connections (and disable the pull resistors) by setting the SWDIOTMSPEN and SWCLKTCKPEN bits in GPIO\_ROUTEPEN to 0.

The Serial Wire Viewer pin, SWV, can be enabled by setting the SWVPEN bit in GPIO\_ROUTEPEN. This bit can also be routed to alternate locations by configuring the SWVLOC bitfield in GPIO\_ROUTELOCO.

#### 32.3.4.2.2 JTAG Debug Connection

The JTAG Debug Port is routed as an alternate function and the TMS, TCK, TDO, and TDI pin connections are enabled by default with internal pull up, pull down, no pull, and pull up resistors, respectively. It is possible to disable these pin connections (and disable the pull resistors) by setting the SWDIOTMSPEN, SWCLKTCKPEN, TDOPEN, and TDIPEN bits in GPIO\_ROUTEPEN to 0.

#### 32.3.4.2.3 Disabling Debug Connections

When the debug pins are disabled, the device can no longer be accessed by a debugger. A reset will set the debug pins back to their enabled default state. The GPIO\_ROUTEPEN register can only be updated when the debugger is disconnected from the system. Any attempts to modify GPIO\_ROUTEPEN when the debugger is connected will not occur. If you do disable the debug pins, make sure you have at least a 3 second timeout at the start of your program code before you disable the debug pins. This way the debugger will have time to connect to the the device after a reset and before the pins are disabled.

#### 32.3.4.2.4 ETM Trace Connections

There are five trace pins available on the device. One trace clock which can be enabled by setting the ETMTCLKPEN bitfield in GPIO\_ROUTEPEN. The four data pins can be enabled individually by setting ETMTD0PEN, ETMTD1PEN, ETMTD2PEN and ETMTD3PEN respectively in GPIO\_ROUTEPEN. It is possible to choose which pins the trace data will be exported to. The lowest trace bit will be routed to the first enabled trace pin. For example, if the ETM data port size is 2 bits and TD0 and TD3 are enabled, will make bit 0 be routed to TD0 while bit 1 will be routed to TD3.

Both the TCLK and all the TD pins can also be routed to alternate locations by configuring the ETMLOC bitfield in GPIO\_ROUTELOCO.

#### 32.3.5 Interrupt Generation

#### 32.3.5.1 Edge Interrupt Generation

The GPIO can generate an interrupt from any edge of the input of any GPIO pin on the device. The edge interrupts have asynchronous sense capability, enabling wake-up from energy modes as low as EM3 Stop, see Figure 32.6 Pin N Interrupt Generation on page 1111.




Figure 32.6. Pin N Interrupt Generation

External pin interrupts can be represented in the form of EXTI[index], where index is the external interrupt number. For example, the EXTI7 interrupt has an index of 7. All pins within a group of four (0-3,4-7,8-11,12-15) from all ports are grouped together to trigger one interrupt. The group of pins available to trigger an interrupt is determined by the interrupt index and calculated as int(index/4). For example the first 4 interrupts (EXTI0 - EXTI3) are triggered by pins in the first group (Px[3:0]) and the second 4 interrupts (EXTI4-EXTI7) are triggered by pins in the second group (Px[7:4]).

The EXTIPSELn bits in GPIO\_EXTIPSELL or GPIO\_EXTIPSELH select which PORT in the group will trigger the interrupt. The EXTI-PINSELn bits in GPIO\_EXTIPINSELL or GPIO\_EXTIPINSELH will determine which pin inside the selected group will trigger the interrupt.

For example if EXTIPSEL11 = PORTB and EXTPINSEL11 = 0 then PB8 will be used for EXTI11. EXTI11 uses the third group (11/4 = 2) so the list of possible pins is Px[11:8]. The setting of EXTIPSEL11 further narrows the selection to PB[11:8]. Finally EXTPINSEL11 selects the first pin in that group which is PB8.

The GPIO\_EXTIRISE[n] and GPIO\_EXTIFALL[n] registers enable sensing of rising and falling edges. By setting the EXT[n] bit in GPIO\_IEN, a high interrupt flag n, will trigger one of two interrupt lines. The even interrupt line is triggered by any enabled even numbered interrupt flag index, while the odd interrupt line is triggered by odd flag indexes. The interrupt flags can be set and cleared by software when writing the GPIO\_IFS and GPIO\_IFC registers. Since the external interrupts are asynchronous, they are sensitive to noise. To increase noise tolerance, the MODEL and MODEH fields in the GPIO\_Px\_MODEL and GPIO\_Px\_MODEH registers, respectively, should be set to include glitch filtering for pins that have external interrupts enabled.

#### 32.3.5.2 Level Interrupt Generation

GPIO can generate a level interrupt using the input of any GPIO EM4 wake-up pins on the device. The interrupts have asynchronous sense capability, enabling wake-up from energy modes as low as EM4.

In order to enable the level interrupt, set the EM4WU field in the GPIO\_IEN register and the EM4WUn field in the GPIO\_EXTILEVEL register. Upon a level interrupt occuring, the corresponding EM4WU index in the GPIO\_IF register will be set along with the odd or even interrupt line depending on the index inside of GPIO\_IF, see Figure 32.7 Level Interrupt Example on page 1112 The wake-up granulalrity of the level interrupts is based on the settings of the EM4WU field in the GPIO\_IEN register and the EM4WUEN field in the GPIO\_EM4WUEN register, see Table 32.3 Level Interrupt Energy Mode Wakeup on page 1112

Table 32.3. Level Interrupt Energy Mode Wakeup

GPIO_IEN	GPIO_EM4WUEN	Energy Mode Wakeup				
0	0	No Interrupt				
0	1	EM4H,EM4S				
1	0	EM1,EM2,EM3,EM4H,EM4S				
1	1	EM1,EM2,EM3,EM4H,EM4S				

By setting the EM4WU8 in GPIO\_EXTILEVEL and EM4WU[8] in GPIO\_IEN, the interrupt flag EM4WU[8] in GPIO\_IF will be triggered by a high level on pin EM4WU8 and a interrupt request will be sent on IRQ GPIO EVEN.

Figure 32.7. Level Interrupt Example

#### 32.3.6 Output to PRS

All pins within a group of four(0-3,4-7,8-11,12-15) from all ports are grouped together to form one PRS producer which outputs to the PRS. The pin from which the output should be taken is selected in the same fashion as the edge interrupts.

PRS output is not affected by the interrupt edge detection logic or gated by the IEN bits. See Figure 32.6 Pin N Interrupt Generation on page 1111 for an illustration of where the PRS output signal is generated.

#### 32.3.7 Synchronization

To avoid metastability in synchronous logic connected to the pins, all inputs are synchronized with double flip-flops. The flip-flops for the input data run on the HFBUSCLK. Consequently, when a pin changes state, the change will have propagated to GPIO\_Px\_DIN after two 2 HFBUSCLK cycles. Synchronization (also running on the HFBUSCLK) is also added for interrupt input. To save power when the external interrupts or level interrupts are not used, the synchronization flip-flops for these can be turned off by clearing INT or EM4WU,respectively, in GPIO INSENSE register.

# 32.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description			
0x000	GPIO_PA_CTRL	RW	Port Control Register			
0x004	GPIO_PA_MODEL	RW	Port Pin Mode Low Register			
0x008	GPIO_PA_MODEH	RW	Port Pin Mode High Register			
0x00C	GPIO_PA_DOUT	RW	Port Data Out Register			
0x018	GPIO_PA_DOUTTGL	W1	Port Data Out Toggle Register			
0x01C	GPIO_PA_DIN	R Port Data in Register				
0x020	GPIO_PA_PINLOCKN	RW	Port Unlocked Pins Register			
0x028	GPIO_PA_OVTDIS	RW	Over Voltage Disable for All Modes			
	GPIO_Px_CTRL	RW	Port Control Register			
	GPIO_Px_MODEL	RW	Port Pin Mode Low Register			
	GPIO_Px_MODEH	RW	Port Pin Mode High Register			
	GPIO_Px_DOUT	RW	Port Data Out Register			
	GPIO_Px_DOUTTGL	W1	Port Data Out Toggle Register			
	GPIO_Px_DIN	R	Port Data in Register			
	GPIO_Px_PINLOCKN	RW	Port Unlocked Pins Register			
	GPIO_Px_OVTDIS	RW	Over Voltage Disable for All Modes			
0x210	GPIO_PL_CTRL	RW	Port Control Register			
0x214	GPIO_PL_MODEL	RW	Port Pin Mode Low Register			
0x218	GPIO_PL_MODEH	RW	Port Pin Mode High Register			
0x21C	GPIO_PL_DOUT	RW	Port Data Out Register			
0x228	GPIO_PL_DOUTTGL	W1	Port Data Out Toggle Register			
0x22C	GPIO_PL_DIN	R	Port Data in Register			
0x230	GPIO_PL_PINLOCKN	RW	Port Unlocked Pins Register			
0x238	GPIO_PL_OVTDIS	RW	Over Voltage Disable for All Modes			
0x400	GPIO_EXTIPSELL	RW	External Interrupt Port Select Low Register			
0x404	GPIO_EXTIPSELH	RW	External Interrupt Port Select High Register			
0x408	GPIO_EXTIPINSELL	RW	External Interrupt Pin Select Low Register			
0x40C	GPIO_EXTIPINSELH	RW	External Interrupt Pin Select High Register			
0x410	GPIO_EXTIRISE	RW	External Interrupt Rising Edge Trigger Register			
0x414	GPIO_EXTIFALL	RW	External Interrupt Falling Edge Trigger Register			
0x418	GPIO_EXTILEVEL	RW	External Interrupt Level Register			
0x41C	GPIO_IF	R	Interrupt Flag Register			
0x420	GPIO_IFS	W1	Interrupt Flag Set Register			
0x424	GPIO_IFC	(R)W1	Interrupt Flag Clear Register			
0x428	GPIO_IEN	RW	Interrupt Enable Register			

Offset	Name	Type Description			
0x42C	GPIO_EM4WUEN	RW	EM4 Wake Up Enable Register		
0x440	GPIO_ROUTEPEN	RW	I/O Routing Pin Enable Register		
0x444	GPIO_ROUTELOC0	RW I/O Routing Location Register			
0x448	GPIO_ROUTELOC1	RW	I/O Routing Location Register 1		
0x450	GPIO_INSENSE	RW	Input Sense Register		
0x454	GPIO_LOCK	RWH	Configuration Lock Register		

# 32.5 Register Description

# 32.5.1 GPIO\_Px\_CTRL - Port Control Register

Offset			Bit Position											
0x000	30 30 29 28	27 26 25 24 23	22 21 20 20	19 18 17	16	4 5	12	7	9	8 2	. 0	4	2 3	- 0
Reset	0		0x5		0		0				0x5			0
Access	W. W.		RW		₩ M		Z.				8			Z S
Name	DINDISALT		SLEWRATEALT		DRIVESTRENGTHALT		DINDIS				SIEWRATE			DRIVESTRENGTH
Bit	Name	Reset	Acces	s Descrip	tion									
31:29	Reserved	To ensure o	compatibility	with future	device	es, alway	s wr	ite bi	ts to 0	. More	informat	ion in	1.2 Con	/en-
28	DINDISALT	0	RW	Alternat	e Data	in Disa	ble							
	Data input disab	le for port pins usi	ng alternate	modes.										
27:23	Reserved	To ensure o	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions											
22:20	SLEWRATEALT	0x5	0x5 RW Alternate Slewrate Limit for Port											
	Slewrate limit for	r port pins using al	ternate mod	les. Higher	/alues	represer	nt fas	ster s	lewrat	tes.				
19:17	Reserved	To ensure o	compatibility	with future	device	s, alway	s wr	ite bii	ts to 0	. More	informat	ion in	1.2 Con	/en-
16	DRIVESTRENG ALT	STH- 0	RW	Alternat	e Driv	e Streng	th f	or Po	ort					
		etting for port pins	using altern	ate drive str	ength.									
	Value	Mode		Descript	ion									
	0	STRONG		10 mA d	10 mA drive current									
	1	WEAK		1 mA dri	ve cur	rent								
15:13	Reserved	To ensure compatibility with future devices, always write bits to 0. More informations				ion in	1.2 Con	/en-						
12	DINDIS	0	RW	Data in	Disabl	е								
	Data input disab	le for port pins not	using alterr	nate modes.										
11:7	Reserved	To ensure o	compatibility	with future	device	es, alway	s wr	ite bii	ts to 0	. More	informat	ion in	1.2 Con	/en-
6:4	SLEWRATE	0x5	RW	Slewrate	Limi	for Por	t							
	Slewrate limit for	r port pins not usin	g alternate	modes. High	ner val	ues repre	esen	t fast	er sle	wrates.				
3:1	Reserved	To ensure o	compatibility	with future	device	es, alway	s wr	ite bi	ts to 0	. More	informat	ion in	1.2 Con	/en-

Bit	Name	Reset	Access	Description
0	DRIVESTRENGTH	0 RW		Drive Strength for Port
	Drive strength setting	for port pins no	t using alte	rnate modes.
	Value	Mode		Description
	0	STRONG		10 mA drive current
	1	WEAK		1 mA drive current

## 32.5.2 GPIO\_Px\_MODEL - Port Pin Mode Low Register

Offset		Bit Position					
0x004	30 30 28	27 26 25 24 23 23 23 20 20 20 20 20 20 20 20 20 20 20 20 20	18 17 17 19	7       4       5       4       5       6       7       7	11 0 8	7 6 6	8 7 - 0
Reset	0x0	000	0x0	0x0	0x0	0x0	0x0
Access	RW	RW W	RW	RW	RW	RW	RW
Name	MODE7	MODE6 MODE5	MODE4	MODE3	MODE2	MODE1	MODE0

Name	MODE	MODE	MODE	MODE	MODE	MODE	MODE	MODE		
Bit	Name	Reset	Access	Description						
31:28	MODE7	0x0	RW	Pin 7 Mode	•					
	Configure mode for pin 7.									
	Value	Mode		Description						
	0	DISABLE	)	Input disabl	ed. Pullup if DO	JT is set.				
	1	INPUT		Input enable	ed. Filter if DOU	Γ is set				
	2	INPUTPU	LL	Input enable	ed. DOUT deterr	mines pull direct	tion			
	3	INPUTPU	INPUTPULLFILTER		ed with filter. DO	UT determines	pull direction			
	4	PUSHPUL	PUSHPULL		utput					
	5	PUSHPUL	PUSHPULLALT		sing alternate co	ntrol				
	6	WIREDOF	WIREDOR		tput					
	7	WIREDOF	WIREDORPULLDOWN		Wired-or output with pull-down					
	8	WIREDAN	WIREDAND		Open-drain output					
	9	WIREDAN	WIREDANDFILTER		Open-drain output with filter					
	10	WIREDAN	WIREDANDPULLUP		Open-drain output with pullup					
	11	WIREDAN FILTER	WIREDANDPULLUP- FILTER		Open-drain output with filter and pullup					
	12	WIREDAN	IDALT	Open-drain output using alternate control						
	13	WIREDAN	IDALTFILTER	Open-drain output using alternate control with filter						
	14	WIREDAN UP	IDALTPULL-	Open-drain output using alternate control with pullup						
	15	WIREDAN LUPFILTE	IDALTPUL- :R	Open-drain	output using alte	ernate control w	ith filter and pull	ир		
27:24	MODE6	0x0	RW	Pin 6 Mode	<b>,</b>					
	Configure mod	e for pin 6.								
	Value	Mode		Description						
	0	DISABLEI	)	Input disabled. Pullup if DOUT is set.						
	1	INPUT		Input enabled. Filter if DOUT is set						
	2	INPUTPU	LL	Input enable	ed. DOUT deterr	mines pull direct	tion			
	3	INPUTPU	LLFILTER	Input enable	ed with filter. DO	UT determines	pull direction			

Bit	Name	Reset Access	Description
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
23:20	MODE5	0x0 RW	Pin 5 Mode
	Configure mode for	or pin 5.	
-	Value	Mode	Description
	0	DISABLED	Input disabled. Pullup if DOUT is set.
	1	INPUT	Input enabled. Filter if DOUT is set
	2	INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup

Bit	Name	Reset	Access	Description
19:16	MODE4	0x0	RW	Pin 4 Mode
	Configure mode for pir	ո 4.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER		Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLAL	_T	Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPU	LLDOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFI	LTER	Open-drain output with filter
	10	WIREDANDP	ULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER		Open-drain output with filter and pullup
	12	WIREDANDA	LT	Open-drain output using alternate control
	13	WIREDANDA	LTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP		Open-drain output using alternate control with pullup
	15	WIREDANDAI LUPFILTER	LTPUL-	Open-drain output using alternate control with filter and pullup
15:12	MODE3	0x0	RW	Pin 3 Mode
	Configure mode for pir	າ 3.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLF	ILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLAL	_T	Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPU	LLDOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFI	LTER	Open-drain output with filter
	10	WIREDANDP	ULLUP	Open-drain output with pullup
	11	WIREDANDPI FILTER	ULLUP-	Open-drain output with filter and pullup

Bit	Name	Reset	Access	Description	
	12	WIREDANDAL	Т	Open-drain output using alternate control	
	13	WIREDANDAL	TFILTER	Open-drain output using alternate control with filter	
	14	WIREDANDAL UP	TPULL-	Open-drain output using alternate control with pullup	
	15	WIREDANDAL LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup	
11:8	MODE2	0x0	RW	Pin 2 Mode	
	Configure mode for pi	n 2.			
	Value	Mode		Description	
	0	DISABLED		Input disabled. Pullup if DOUT is set.	
	1	INPUT		Input enabled. Filter if DOUT is set	
	2	INPUTPULL		Input enabled. DOUT determines pull direction	
	3	INPUTPULLFIL	TER	Input enabled with filter. DOUT determines pull direction	
	4	PUSHPULL		Push-pull output	
	5	PUSHPULLAL	Γ	Push-pull using alternate control	
	6	WIREDOR		Wired-or output	
	7	WIREDORPUL	LDOWN	Wired-or output with pull-down	
	8	WIREDAND		Open-drain output	
	9	WIREDANDFIL	TER	Open-drain output with filter	
	10	WIREDANDPU	ILLUP	Open-drain output with pullup	
	11	WIREDANDPU FILTER	ILLUP-	Open-drain output with filter and pullup	
	12	WIREDANDAL	Т	Open-drain output using alternate control	
	13	WIREDANDAL	TFILTER	Open-drain output using alternate control with filter	
	14	WIREDANDAL UP	TPULL-	Open-drain output using alternate control with pullup	
	15	WIREDANDAL' LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup	
7:4	MODE1	0x0	RW	Pin 1 Mode	
	Configure mode for pi	n 1.			
	Value	Mode		Description	
	0	DISABLED		Input disabled. Pullup if DOUT is set.	
	1	INPUT		Input enabled. Filter if DOUT is set	
	2	INPUTPULL		Input enabled. DOUT determines pull direction	
	3	INPUTPULLFIL	TER	Input enabled with filter. DOUT determines pull direction	
	4	PUSHPULL		Push-pull output	
	5	PUSHPULLAL	Γ	Push-pull using alternate control	
	6	WIREDOR		Wired-or output	

3it	Name	Reset Access	Description
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
:0	MODE0	0x0 RW	Pin 0 Mode
	Configure mode for p	in 0.	
	Value	Mode	Description
	0	DISABLED	Input disabled. Pullup if DOUT is set.
	1	INPUT	Input enabled. Filter if DOUT is set
	2	INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	
			Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup

## 32.5.3 GPIO\_Px\_MODEH - Port Pin Mode High Register

Offset	Bit Position						
0x008	30 30 29 28	27 26 25 24 23 23 23 20 20 20 20 20 20 20 20 20 20 20 20 20	19 19 19 19	4       5       4       5       5       6       7       7       8       8       9       10   10   10  10  10   <	1 0 0 8	7 6 4	ε 2 <del>-</del> 0
Reset	0×0	000	0x0	0x0	0x0	0×0	0×0
Access	RW	RW RW	AN N	RW W	Z.	RW	RW
Name	MODE15	MODE14	MODE12	MODE11	MODE10	MODE9	MODE8

Name	МОБ	МОБ	МОР	MOD	МОБ	МОБ	MOD	MOD	
Bit	Name	Reset	Acces	s Description	1				
31:28	MODE15	0x0	RW	Pin 15 Mod	е				
	Configure mod	e for pin 15.	n 15.						
	Value	Mode	Mode						
	0	DISABI	DISABLED		ed. Pullup if DO	UT is set.			
	1	INPUT	INPUT		ed. Filter if DOU	T is set			
	2	INPUTI	INPUTPULL		ed. DOUT deter	mines pull direct	tion		
	3	INPUTI	INPUTPULLFILTER		ed with filter. DC	OUT determines	pull direction		
	4	PUSHF	PUSHPULL		utput				
	5	PUSHF	PUSHPULLALT		sing alternate co	ontrol			
	6	WIRED	WIREDOR		tput				
	7	WIRED	WIREDORPULLDOWN		Wired-or output with pull-down				
	8	WIRED	WIREDAND		Open-drain output				
	9	WIRED	WIREDANDFILTER		Open-drain output with filter				
	10	WIRED	WIREDANDPULLUP		Open-drain output with pullup				
	11		WIREDANDPULLUP- FILTER		Open-drain output with filter and pullup				
	12	WIRED	ANDALT	Open-drain	Open-drain output using alternate control				
	13	WIRED	ANDALTFILTE	R Open-drain	Open-drain output using alternate control with filter				
	14	WIRED UP	ANDALTPULL-	Open-drain	Open-drain output using alternate control with pullup				
	15	WIRED LUPFIL	ANDALTPUL- TER	Open-drain	output using alt	ernate control w	ith filter and pul	lup	
27:24	MODE14	0x0	RW	Pin 14 Mod	е				
	Configure mod	e for pin 14.							
	Value	Mode		Description	Description				
	0	DISABI	DISABLED		Input disabled. Pullup if DOUT is set.				
	1	INPUT		Input enable	Input enabled. Filter if DOUT is set				
	2	INPUTI	PULL	Input enable	ed. DOUT deter	mines pull direct	tion		
	3	INPUTI	PULLFILTER	Input enable	ed with filter. DC	OUT determines	pull direction		

Bit	Name	Reset Access	Description
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
23:20	MODE13	0x0 RW	Pin 13 Mode
-	Configure mode for	or pin 13.	
	Value	Mode	Description
	0	DISABLED	Input disabled. Pullup if DOUT is set.
	1	INPUT	Input enabled. Filter if DOUT is set
	2	INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup

Bit	Name	Reset	Access	Description		
19:16	MODE12	0x0	RW	Pin 12 Mode		
	Configure mode for pir	า 12.				
	Value	Mode		Description		
	0	DISABLED		Input disabled. Pullup if DOUT is set.		
	1	INPUT		Input enabled. Filter if DOUT is set		
	2	INPUTPULL		Input enabled. DOUT determines pull direction		
	3	INPUTPULLFII	LTER	Input enabled with filter. DOUT determines pull direction		
	4	PUSHPULL		Push-pull output		
	5	PUSHPULLAL	Т	Push-pull using alternate control		
	6	WIREDOR		Wired-or output		
	7	WIREDORPUL	LDOWN	Wired-or output with pull-down		
	8	WIREDAND		Open-drain output		
	9	WIREDANDFILTER		Open-drain output with filter		
	10	WIREDANDPULLUP		Open-drain output with pullup		
	11	WIREDANDPULLUP- FILTER		Open-drain output with filter and pullup		
	12	WIREDANDAL	.T	Open-drain output using alternate control		
	13	WIREDANDALTFILTER		Open-drain output using alternate control with filter		
	14	WIREDANDALTPULL- UP		Open-drain output using alternate control with pullup		
	15	WIREDANDAL LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup		
15:12	MODE11	0x0	RW	Pin 11 Mode		
	Configure mode for pir	า 11.				
	Value	Mode		Description		
	0	DISABLED		Input disabled. Pullup if DOUT is set.		
	1	INPUT		Input enabled. Filter if DOUT is set		
	2	INPUTPULL		Input enabled. DOUT determines pull direction		
	3	INPUTPULLFII	LTER	Input enabled with filter. DOUT determines pull direction		
	4	PUSHPULL		Push-pull output		
	5	PUSHPULLAL	Т	Push-pull using alternate control		
	6	WIREDOR		Wired-or output		
	7	WIREDORPUL	LDOWN	Wired-or output with pull-down		
	8	WIREDAND		Open-drain output		
	9	WIREDANDFIL	TER	Open-drain output with filter		
	10	WIREDANDPL	JLLUP	Open-drain output with pullup		
	11	WIREDANDPU FILTER	JLLUP-	Open-drain output with filter and pullup		

Bit	Name	Reset	Access	Description
	12	WIREDANDALT	-	Open-drain output using alternate control
	13	WIREDANDALT	FILTER	Open-drain output using alternate control with filter
	14	WIREDANDALT UP	PULL-	Open-drain output using alternate control with pullup
	15	WIREDANDALT LUPFILTER	PUL-	Open-drain output using alternate control with filter and pullup
11:8	MODE10	0x0 F	RW	Pin 10 Mode
	Configure mode for pi	n 10.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFILT	TER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLALT		Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPULL	DOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFILT	TER	Open-drain output with filter
	10	WIREDANDPUL	LUP	Open-drain output with pullup
	11	WIREDANDPUL FILTER	LUP-	Open-drain output with filter and pullup
	12	WIREDANDALT	-	Open-drain output using alternate control
	13	WIREDANDALT	FILTER	Open-drain output using alternate control with filter
	14	WIREDANDALT UP	PULL-	Open-drain output using alternate control with pullup
	15	WIREDANDALT LUPFILTER	PUL-	Open-drain output using alternate control with filter and pullup
7:4	MODE9	0x0 F	RW	Pin 9 Mode
	Configure mode for pi	n 9.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFILT	TER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLALT		Push-pull using alternate control
	6	WIREDOR		Wired-or output

Bit	Name	Reset Access	Description
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
3:0	MODE8	0x0 RW	Pin 8 Mode
	Configure mode for p	in 8.	
	Value	Mode	Description
	0	DISABLED	Input disabled. Pullup if DOUT is set.
	1	INPUT	Input enabled. Filter if DOUT is set
	2	INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
	15		Open-drain output using alternate control with filter and pullup

## 32.5.4 GPIO\_Px\_DOUT - Port Data Out Register

Offset															Bi	t Po	sitio	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset									•																nannan							
Access																								2	<u>}</u>							
Name																								Ė	000							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	DOUT	0x0000	RW	Data Out
	Data output on pin.			

# 32.5.5 GPIO\_Px\_DOUTTGL - Port Data Out Toggle Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		I	1	l		l	1		1	<u>I</u>	1	1			l	1		1		•					nnnnxn	•	1		1	1		
Access																								777	>							
Name																								È	DOOI IGE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	DOUTTGL	0x0000	W1	Data Out Toggle
	Write bits to 1 to togg	le correspondin	g bits in GF	PIO_Px_DOUT. Bits written to 0 will have no effect.

## 32.5.6 GPIO\_Px\_DIN - Port Data in Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•		•	•	•	•	•		•				,					•					00000	00000		•	•		•	•	
Access																								۵	۷							
Name																								2								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	DIN	0x0000	R	Data in
	Port data input.			

## 32.5.7 GPIO\_Px\_PINLOCKN - Port Unlocked Pins Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset			•		•			•	•					•	•	•				•				L L L	L							
Access																								Ž	<u>}</u>							
Name																									PINCOCKIN							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	PINLOCKN	0xFFFF	RW	Unlocked Pins
	Shows unlocked pins	in the port. To lo	ock pin n, c	clear bit n. The pin is then locked until reset.

# 32.5.8 GPIO\_Px\_OVTDIS - Over Voltage Disable for All Modes

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset			•						•											•					00000							
Access																								2	<u>}</u>							
Name																								0	<del>-</del> >							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	OVTDIS	0x0000	RW	Disable Over Voltage Capability
	Disabling the Over Vo	oltage capability	will provide	e less distortion on analog inputs.

## 32.5.9 GPIO\_EXTIPSELL - External Interrupt Port Select Low Register

Offset		Bit P	osition	
0x400	31 30 29 28 27 27 26 26 25 26	23 22 23 20 19 19 148 148 149 149 149 149 149 149 149 149 149 149	τ         τ	L         0         0         4         0         0         0
Reset	000	000	0×0	000
Access	RW WW	RW RW	RW RW	RW WW
Name	EXTIPSEL7 EXTIPSEL6	EXTIPSEL5 EXTIPSEL4	EXTIPSEL3 EXTIPSEL2	EXTIPSEL1 EXTIPSEL0

	EX	EX	EX	EX	EXT	EX	EXT	X
Bit	Name	Reset	Access	Description	1			
31:28	EXTIPSEL7	0x0	RW	External In	errupt 7 Port S	Select		
	Select input po	rt for external int	errupt 7.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	xternal interrupt	7	
	1	PORTB		Port B group	selected for ex	xternal interrupt	7	
	2	PORTC		Port C grou	selected for e	xternal interrupt	7	
	3	PORTD		Port D grou	selected for e	xternal interrupt	7	
	5	PORTF		Port F group	selected for ex	kternal interrupt	7	
	8	PORTI		Port I group	selected for ex	ternal interrupt 7		
	9	PORTJ		Port J group	selected for ex	kternal interrupt 7	7	
	10	PORTK		Port K group	selected for ex	xternal interrupt	7	
27:24	EXTIPSEL6	0x0	RW	External In	errupt 6 Port S	Select		
	Select input po	rt for external int	errupt 6.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	xternal interrupt	6	
	1	PORTB		Port B group	selected for ex	xternal interrupt	6	
	2	PORTC		Port C grou	selected for e	xternal interrupt	6	
	3	PORTD		Port D grou	selected for e	xternal interrupt	6	
	5	PORTF		Port F group	selected for ex	kternal interrupt (	6	
	8	PORTI		Port I group	selected for ex	ternal interrupt 6		
	9	PORTJ		Port J group	selected for ex	ternal interrupt 6	3	
	10	PORTK		Port K group	selected for ex	xternal interrupt	6	
23:20	EXTIPSEL5	0x0	RW	External In	errupt 5 Port S	Select		
	Select input po	rt for external int	errupt 5.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	xternal interrupt	5	

Bit	Name	Reset	Access	Description
	1	PORTB		Port B group selected for external interrupt 5
	2	PORTC		Port C group selected for external interrupt 5
	3	PORTD		Port D group selected for external interrupt 5
	5	PORTF		Port F group selected for external interrupt 5
	8	PORTI		Port I group selected for external interrupt 5
	9	PORTJ		Port J group selected for external interrupt 5
	10	PORTK		Port K group selected for external interrupt 5
19:16	EXTIPSEL4	0x0	RW	External Interrupt 4 Port Select
	Select input port for e	xternal interrupt	4.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 4
	1	PORTB		Port B group selected for external interrupt 4
	2	PORTC		Port C group selected for external interrupt 4
	3	PORTD		Port D group selected for external interrupt 4
	5	PORTF		Port F group selected for external interrupt 4
	8	PORTI		Port I group selected for external interrupt 4
	9	PORTJ		Port J group selected for external interrupt 4
	10	PORTK		Port K group selected for external interrupt 4
15:12	EXTIPSEL3	0x0	RW	External Interrupt 3 Port Select
	Select input port for e	xternal interrupt	3.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 3
	1	PORTB		Port B group selected for external interrupt 3
	2	PORTC		Port C group selected for external interrupt 3
	3	PORTD		Port D group selected for external interrupt 3
	5	PORTF		Port F group selected for external interrupt 3
	8	PORTI		Port I group selected for external interrupt 3
	9	PORTJ		Port J group selected for external interrupt 3
	10	PORTK		Port K group selected for external interrupt 3
11:8	EXTIPSEL2	0x0	RW	External Interrupt 2 Port Select
	Select input port for e	xternal interrupt	2.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 2
	O			
	1	PORTB		Port B group selected for external interrupt 2
				Port B group selected for external interrupt 2  Port C group selected for external interrupt 2

Bit	Name	Reset A	Access	Description
	3	PORTD		Port D group selected for external interrupt 2
	5	PORTF		Port F group selected for external interrupt 2
	8	PORTI		Port I group selected for external interrupt 2
	9	PORTJ		Port J group selected for external interrupt 2
	10	PORTK		Port K group selected for external interrupt 2
7:4	EXTIPSEL1	0x0 F	RW	External Interrupt 1 Port Select
	Select input port for	or external interrupt 1.		
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 1
	1	PORTB		Port B group selected for external interrupt 1
	2	PORTC		Port C group selected for external interrupt 1
	3	PORTD		Port D group selected for external interrupt 1
	5	PORTF		Port F group selected for external interrupt 1
	8	PORTI		Port I group selected for external interrupt 1
	9	PORTJ		Port J group selected for external interrupt 1
	10	PORTK		Port K group selected for external interrupt 1
3:0	EXTIPSEL0	0x0 F	RW	External Interrupt 0 Port Select
	Select input port for	or external interrupt 0.		
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 0
	1	PORTB		Port B group selected for external interrupt 0
	2	PORTC		Port C group selected for external interrupt 0
	3	PORTD		Port D group selected for external interrupt 0
	5	PORTF		Port F group selected for external interrupt 0
	8	PORTI		Port I group selected for external interrupt 0
	9	PORTJ		Port J group selected for external interrupt 0
	10	PORTK		Port K group selected for external interrupt 0

## 32.5.10 GPIO\_EXTIPSELH - External Interrupt Port Select High Register

Offset				Bit Po	sition			
0x404	30 30 29 28	27 26 25 24	23 22 23 20 20	19 19 19 19	5 4 5 2	11 0 8	7 6 4	6 2 - 0
Reset	0×0	0x0	0×0	0x0	0×0	0×0	0x0	0×0
Access	RW	RW W	RW W	RW W	RW	RW	RW	RW
Name	EXTIPSEL15	EXTIPSEL14	EXTIPSEL13	EXTIPSEL12	EXTIPSEL11	EXTIPSEL10	EXTIPSEL9	EXTIPSEL8

	EXI	EXI	EX	EXTI	EXTI	EXTII	EX	EXTI
Bit	Name	Reset	Access	Description	1			
31:28	EXTIPSEL15	0x0	RW	External In	terrupt 15 Port	Select		
	Select input port	for external interr	rupt 15.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	ternal interrupt	15	
	1	PORTB		Port B group	selected for ex	ternal interrupt	15	
	2	PORTC		Port C grou	selected for ex	ternal interrupt	15	
	3	PORTD		Port D grou	selected for ex	ternal interrupt	15	
	5	PORTF		Port F group	selected for ex	ternal interrupt 1	15	
	8	PORTI		Port I group	selected for ext	ernal interrupt 1	5	
	9	PORTJ		Port J group	selected for ex	ternal interrupt 1	5	
	10	PORTK		Port K group	selected for ex	ternal interrupt	15	
27:24	EXTIPSEL14	0x0	RW	External In	terrupt 14 Port	Select		
	Select input port	for external inter	rupt 14.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	ternal interrupt	14	
	1	PORTB		Port B group	selected for ex	ternal interrupt	14	
	2	PORTC		Port C grou	selected for ex	ternal interrupt	14	
	3	PORTD		Port D grou	selected for ex	ternal interrupt	14	
	5	PORTF		Port F group	selected for ex	ternal interrupt 1	14	
	8	PORTI		Port I group	selected for ext	ernal interrupt 1	4	
	9	PORTJ		Port J group	selected for ex	ternal interrupt 1	4	
	10	PORTK		Port K group	selected for ex	ternal interrupt	14	
23:20	EXTIPSEL13	0x0	RW	External In	terrupt 13 Port	Select		
	Select input port	for external interr	rupt 13.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	ternal interrupt	13	

Bit	Name	Reset	Access	Description
	1	PORTB		Port B group selected for external interrupt 13
	2	PORTC		Port C group selected for external interrupt 13
	3	PORTD		Port D group selected for external interrupt 13
	5	PORTF		Port F group selected for external interrupt 13
	8	PORTI		Port I group selected for external interrupt 13
	9	PORTJ		Port J group selected for external interrupt 13
	10	PORTK		Port K group selected for external interrupt 13
19:16	EXTIPSEL12	0x0	RW	External Interrupt 12 Port Select
	Select input port for e	xternal interrupt	12.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 12
	1	PORTB		Port B group selected for external interrupt 12
	2	PORTC		Port C group selected for external interrupt 12
	3	PORTD		Port D group selected for external interrupt 12
	5	PORTF		Port F group selected for external interrupt 12
	8	PORTI		Port I group selected for external interrupt 12
	9	PORTJ		Port J group selected for external interrupt 12
	10	PORTK		Port K group selected for external interrupt 12
15:12	EXTIPSEL11	0x0	RW	External Interrupt 11 Port Select
	Select input port for ea	xternal interrupt	11.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 11
	1	PORTB		Port B group selected for external interrupt 11
	2	PORTC		Port C group selected for external interrupt 11
	3	PORTD		Port D group selected for external interrupt 11
	5	PORTF		Port F group selected for external interrupt 11
	8	PORTI		Port I group selected for external interrupt 11
	9	PORTJ		Port J group selected for external interrupt 11
	10	PORTK		Port K group selected for external interrupt 11
11:8	EXTIPSEL10	0x0	RW	External Interrupt 10 Port Select
	Select input port for e	xternal interrupt	10.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 10
	1	PORTB		Port B group selected for external interrupt 10
	0	DODTO		
	2	PORTC		Port C group selected for external interrupt 10

Bit	Name	Reset A	ccess	Description
	3	PORTD		Port D group selected for external interrupt 10
	5	PORTF		Port F group selected for external interrupt 10
	8	PORTI		Port I group selected for external interrupt 10
	9	PORTJ		Port J group selected for external interrupt 10
	10	PORTK		Port K group selected for external interrupt 10
7:4	EXTIPSEL9	0x0 R	RW	External Interrupt 9 Port Select
	Select input port fo	or external interrupt 9.		
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 9
	1	PORTB		Port B group selected for external interrupt 9
	2	PORTC		Port C group selected for external interrupt 9
	3	PORTD		Port D group selected for external interrupt 9
	5	PORTF		Port F group selected for external interrupt 9
	8	PORTI		Port I group selected for external interrupt 9
	9	PORTJ		Port J group selected for external interrupt 9
	10	PORTK		Port K group selected for external interrupt 9
3:0	EXTIPSEL8	0x0 R	RW	External Interrupt 8 Port Select
	Select input port for	or external interrupt 8.		
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 8
	1	PORTB		Port B group selected for external interrupt 8
	2	PORTC		Port C group selected for external interrupt 8
	3	PORTD		Port D group selected for external interrupt 8
	5	PORTF		Port F group selected for external interrupt 8
	8	PORTI		Port I group selected for external interrupt 8
	9	PORTJ		Port J group selected for external interrupt 8
	10	PORTK		Port K group selected for external interrupt 8

# 32.5.11 GPIO\_EXTIPINSELL - External Interrupt Pin Select Low Register

Offset									Bit	Pos	ition										
0x408	33	29	27	25	23	2 2	20	9 8	17	5	<u>υ</u> 4	13	7	10	တ ထ	_	9	<del>ك</del> 4	- ო	2	- 0
Reset		0x3		0x2			0x1		0x0			0x3			0x2			0x1			0x0
Access		ZW.		AN N			§ N		₩ M			AN N			RW			ZW W			ZW.
Name		EXTIPINSEL7		EXTIPINSEL6			EXTIPINSEL5		EXTIPINSEL4			EXTIPINSEL3			EXTIPINSEL2			EXTIPINSEL1			EXTIPINSEL0
Bit	Name			Reset		A	cces	s Des	cripti	on											
31:30	Reserv	red		To ens tions	ure c	ompa	tibility	with fu	ture d	levic	es, al	ways wr	ite b	its to	0. Mo	re info	orma	ation	in 1.:	2 Co	nven-
29:28	EXTIP	NSEL7		0x3		R\	N	Exte	ernal l	Inte	rrupt	7 Pin Se	elec	t							
	Select	the pin t	for exte	nal inte	rupt	7.															
	Value			Mode				Des	criptio	n											
	0			PIN4				Pin 4	4												
	1			PIN5				Pin													
	2			PIN6				Pin (													
	3			PIN7				Pin													
27:26	Reserv	red .		To ens	ure c	ompa	tibility	with fu	ture d	levic	es, al	ways wr	ite b	its to	0. Mo	re info	orma	ation	in 1.:	2 Co	nven-
25:24		NSEL6		0x2		R\	N	Exte	ernal l	Inte	rrupt	6 Pin Se	elec	t							
	Select	the pin t	for exter	nal inter	rupt (	3.															
			or oxto																		
	Value	p		Mode				Des	criptio	n											
	Value 0			PIN4				Pin 4	4	on											
	Value 0 1			PIN4 PIN5				Pin 4	4 5	n											
	Value 0 1 2			PIN4 PIN5 PIN6				Pin 4 Pin 9	4 5 6	on											
	Value 0 1 2 3			PIN4 PIN5 PIN6 PIN7				Pin 4 Pin 9 Pin 9	4 5 6 7												
23:22	Value 0 1 2			PIN4 PIN5 PIN6 PIN7	ure co	ompa	tibility	Pin 4 Pin 9 Pin 9	4 5 6 7		res, al	ways wr	ite b	oits to	o 0. Mo	re info	orma	ation i	in 1.:	2 Co.	nven-
23:22	Value 0 1 2 3 Reserv			PIN4 PIN5 PIN6 PIN7	ure co	ompa:		Pin 4 Pin 9 Pin 9 Pin 1	4 5 6 7 ture d	levic		ways wr			) O. Mo	re info	orma	ation i	in 1.:	2 Co.	nven-
	Value 0 1 2 3 Reserv	red		PIN4 PIN5 PIN6 PIN7 To ens		R		Pin 4 Pin 9 Pin 9 Pin 1	4 5 6 7 ture d	levic					) 0. Mo	re info	orma	ation i	in 1.:	2 Co.	nven-
	Value 0 1 2 3 Reserv	red		PIN4 PIN5 PIN6 PIN7 To ens tions 0x1		R		Pin s Pin s Pin s Pin s V with fu	4 5 6 7 ture d	<i>levic</i>					) 0. Mo	re info	orma	ation i	in 1.:	22 Co.	nven-
	Value  0 1 2 3  Reserve  EXTIPE Select  Value  0	red		PIN4 PIN5 PIN6 PIN7 To enstions 0x1 mal inter Mode PIN4		R		Pin 4 Pin 9 Pin 9 Pin 1 Pin 1 Pin 2 Pin 2 Pin 4	4 5 6 7 ture d criptio	<i>levic</i>					) 0. Mo	re info	orma	ation .	in 1.:	2 Co.	nven-
	Value  0 1 2 3 Reserv  EXTIPI Select  Value  0 1	red		PIN4 PIN5 PIN6 PIN7 To enstions 0x1 mal inter Mode PIN4 PIN5		R		Pin 4 Pin 9 Pin 1 Pin 1 Pin 1 Pin 2 Pin 2 Pin 4 Pin 4 Pin 8	4 5 6 7 ture d criptio 4	<i>levic</i>					o 0. Mo	re info	orma	<b>ation</b> i	in 1.:	22 Co.	nven-
	Value  0 1 2 3  Reserve  EXTIPE Select  Value  0	red		PIN4 PIN5 PIN6 PIN7 To enstions 0x1 mal inter Mode PIN4		R		Pin 4 Pin 9 Pin 9 Pin 1 Pin 1 Pin 2 Pin 2 Pin 4	4 5 7 criptio 4 5	<i>levic</i>					) O. Mo	re info	orma	<b>ation</b> i	in 1.:	2 Co.	nven-

Bit	Name	Reset	Access	Description				
19:18	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-				
17:16	EXTIPINSEL4	0x0	RW	External Interrupt 4 Pin Select				
	Select the pin for e	external interrupt	4.					
	Value	Mode		Description				
	0	PIN4		Pin 4				
	1	PIN5		Pin 5				
	2	PIN6		Pin 6				
	3	PIN7		Pin 7				
15:14	Reserved	To ensure c	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-				
13:12	EXTIPINSEL3	0x3	RW	External Interrupt 3 Pin Select				
	Select the pin for e	external interrupt	3.					
	Value	Mode		Description				
	0	PIN0		Pin 0				
	1	PIN1		Pin 1				
	2	PIN2		Pin 2				
	3	PIN3		Pin 3				
11:10	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-				
9:8	EXTIPINSEL2	0x2	RW	External Interrupt 2 Pin Select				
	Select the pin for e	external interrupt	2.					
	Value	Mode		Description				
	0	PIN0		Pin 0				
	1	PIN1		Pin 1				
	2	PIN2		Pin 2				
	3	PIN3		Pin 3				
7:6	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-				
5:4	EXTIPINSEL1	0x1	RW	External Interrupt 1 Pin Select				
	Select the pin for e	external interrupt	1.					
	Value	Mode		Description				
	0	PIN0		Pin 0				
	1	PIN1		Pin 1				
	2	PIN2		Pin 2				
	3	PIN3		Pin 3				

Bit	Name	Reset	Access	Description
3:2	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1:0	EXTIPINSEL0	0x0	RW	External Interrupt 0 Pin Select
	Select the pin for e	xternal interrupt	0.	
	Value	Mode		Description
	0	PIN0		Pin 0
	1	PIN1		Pin 1
	2	PIN2		Pin 2
	3	PIN3		Pin 3

# 32.5.12 GPIO\_EXTIPINSELH - External Interrupt Pin Select High Register

Offset									Bit Po	sition	ı							
0x40C	33	29	27	25 24	23	2	19 20	18	17	15	1 2 2	7	10	တ ထ	_	2 2	t	0 7 2
Reset		0x3	·	0x2		0×1			0x0		0x3			0x2		X		0x0
Access		₩ M		S S		\ \ \ \			Z Š		₩ W			Ŋ.		§.		W. W.
Name		EXTIPINSEL15		EXTIPINSEL14		EXTIPINSEL13			EXTIPINSEL12		EXTIPINSEL11			EXTIPINSEL10		EXTIPINSEL9		EXTIPINSEL8
Bit	Name			Reset		Acc	ess	Desc	cription									
31:30	Reserv	/ed		To ens	ure co	mpatib	ility wi	th fut	ure dev	rices, a	always w	rite b	its to	0. Mo	re info	rmation	in 1.2	Conven-
29:28	EXTIP	INSEL1	5	0x3		RW		Exte	rnal Int	errup	t 15 Pin	Sele	ct					
	Select	the pin	for exter	nal inter	rupt 1	5.												
	Value			Mode				Desc	cription									
	0			PIN12				Pin 1	12									
	1			PIN13				Pin 1										
	2			PIN14				Pin 1										
	3			PIN15				Pin 1										
27:26	Reserv	/ed		To ens	ure co	mpatib	ility wi	th fut	ure dev	rices, a	always w	rite b	its to	0. Mo	re info	rmation	in 1.2	Conven-
25:24		INSEL1		0x2		RW		Exte	rnal Int	errup	t 14 Pin	Sele	ct					
	Select	the pin t	for exter	nal inter	rupt 1	4.												
	Value			Mode				Desc	cription									
	0			PIN12				Pin 1										
	1			PIN13				Pin 1										
	3			PIN14 PIN15				Pin 1 Pin 1										
23:22	Reserv	∕ed		To ens	ure co	mpatib	ility wi	th fut	ure dev	rices, a	always w	rite b	its to	0. Mo	re info	rmation	in 1.2	Conven-
21:20	EXTIP	INSEL1	3	0x1		RW		Exte	rnal Int	errup	t 13 Pin	Sele	ct					
	Select	the pin t	for exter	nal inter	rupt 1	3.												
	Value			Mode				Desc	cription									
	0			PIN12				Pin 1										
	1			PIN13				Pin 1										
	2			PIN14				Pin 1										
	3			PIN15				Pin 1	15									

Bit	Name	Reset	Access	Description				
19:18	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-				
17:16	EXTIPINSEL12	0x0	RW	External Interrupt 12 Pin Select				
	Select the pin for ex	xternal interrupt 1	2.					
	Value	Mode		Description				
	0	PIN12		Pin 12				
	1	PIN13		Pin 13				
	2	PIN14		Pin 14				
	3	PIN15		Pin 15				
15:14	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-				
13:12	EXTIPINSEL11	0x3	RW	External Interrupt 11 Pin Select				
	Select the pin for ex	xternal interrupt 1	1.					
	Value	Mode		Description				
	0	PIN8		Pin 8				
	1	PIN9		Pin 9				
	2	PIN10		Pin 10				
	3	PIN11		Pin 11				
11:10	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-				
9:8	EXTIPINSEL10	0x2	RW	External Interrupt 10 Pin Select				
	Select the pin for ex	xternal interrupt 1	0.					
	Value	Mode		Description				
	0	PIN8		Pin 8				
	1	PIN9		Pin 9				
	2	PIN10		Pin 10				
	3	PIN11		Pin 11				
7:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-				
5:4	EXTIPINSEL9	0x1	RW	External Interrupt 9 Pin Select				
	Select the pin for ex	xternal interrupt 9						
	Value	Mode		Description				
	0	PIN8		Pin 8				
	1	PIN9		Pin 9				
	2	PIN10		Pin 10				

Bit	Name	Reset	Access	Description
3:2	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	EXTIPINSEL8	0x0	RW	External Interrupt 8 Pin Select
	Select the pin for e	xternal interrupt 8		
	Value	Mode		Description
	0	PIN8		Pin 8
	1	PIN9		Pin 9
	2	PIN10		Pin 10
	3	PIN11		Pin 11

# 32.5.13 GPIO\_EXTIRISE - External Interrupt Rising Edge Trigger Register

Offset															Bi	t Po	sitio	on														
0x410	33	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•		•			•		•				•					•						nnnnxn	•			•			
Access																								Š	≩ Ƴ							
Name																								Ţ	EXIIRISE							

Name	Reset	Access	Description
Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
EXTIRISE	0x0000	RW	External Interrupt N Rising Edge Trigger Enable
Set bit n to enable to	riggering of exte	rnal interrup	t n on rising edge.
Value	Description		
EXTIRISE[n] = 0	Rising edge bled	trigger disa-	<del>-</del>
EXTIRISE[n] = 1	Rising edge bled	trigger ena-	
	Reserved  EXTIRISE  Set bit n to enable to Value  EXTIRISE[n] = 0	Reserved To ensure contions  EXTIRISE 0x0000 Set bit n to enable triggering of extended to be be be be be be be be be be be be be	Reserved To ensure compatibility vitions  EXTIRISE 0x0000 RW  Set bit n to enable triggering of external interrup  Value Description  EXTIRISE[n] = 0 Rising edge trigger disabled  EXTIRISE[n] = 1 Rising edge trigger ena-

# 32.5.14 GPIO\_EXTIFALL - External Interrupt Falling Edge Trigger Register

Offset															Bi	t Po	siti	on														
0x414	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	0	œ	7	9	2	4	က	2	_	0
Reset					•																				nnnnxn				•			
Access																								i	≩ Y							
Name																								- L	EXIIFALL							
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																
31:16	Re	serv	red				To tion		ure	com	pati	bility	wit.	h fu	ture	dev	rices	s, alv	vays	s wr	ite b	its t	o 0.	Мо	re ir	nforr	natio	on in	1.2	Cor	nver	7-
15:0	EX	TIF	ALL				0x0	0000	)		RW	/	ı	Exte	rna	l Int	erru	ıpt l	N Fa	llin	g E	dge	Triç	ggei	r En	able	•					
	Se	t bit	n to	ena	able	trig	gerir	ng o	f ext	erna	al int	erru	ıpt n	on	falliı	ng e	dge															
	Va	lue					De	scrip	otior	1																						
	EX	TIFA	ALL[	n] =	0		Fal abl		edg	e tri	gge	r dis	-																			
	EX	TIFA	ALL[	n] =	1		Fal ble		edg	e tri	gge	r en	а-																			

## 32.5.15 GPIO\_EXTILEVEL - External Interrupt Level Register

Offset															Bi	t Po	siti	on														
0x418	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	2	-	_ o
Reset				0		•	0	0				0		•	0	0				•		•			•	•			•			
Access				₽			₽	RW				RW			₽	₽																
Name				EM4WU12			EM4WU9	EM4WU8				EM4WU4			EM4WU1	EM4WU0																
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																

		_		
Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
28	EM4WU12	0	RW	EM4 Wake Up Level for EM4WU12 Pin
27:26	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
25	EM4WU9	0	RW	EM4 Wake Up Level for EM4WU9 Pin
24	EM4WU8	0	RW	EM4 Wake Up Level for EM4WU8 Pin
23:21	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
20	EM4WU4	0	RW	EM4 Wake Up Level for EM4WU4 Pin
19:18	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
17	EM4WU1	0	RW	EM4 Wake Up Level for EM4WU1 Pin
16	EM4WU0	0	RW	EM4 Wake Up Level for EM4WU0 Pin
15:0	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

## 32.5.16 GPIO\_IF - Interrupt Flag Register

Offset	Bit Pos	sition
0x41C	33 33 34 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 4 5 7 7 0 8 8 7 9 4 8 7 7 0
Reset	00000×0	0000x0
Access	α.	<u>«</u>
Name	EM4WU	EXT

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	R	EM4 Wake Up Pin Interrupt Flag
	EM4 wake up Pi	n Interrupt flag.		
	Value	Description		
	0	Interrupt flag cl	leared	_
	1	Interrupt flag se	et	_
15:0	EXT	0x0000	R	External Pin Interrupt Flag
	Pin n external int	terrupt flag.		
	Value	Description		
	0	External interru	upt flag	
	1	External interru set	upt flag	
				_

## 32.5.17 GPIO\_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x420	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		000000												•					nnnnn													
Access			W1 0x00																		3	<u> </u>										
Name		~																	}	ΕΥΙ												

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	W1	Set EM4WU Interrupt Flag
	Write 1 to set the EM	4WU interrupt fla	ag	
15:0	EXT	0x0000	W1	Set EXT Interrupt Flag
	Write 1 to set the EX	「interrupt flag		

## 32.5.18 GPIO\_IFC - Interrupt Flag Clear Register

Offset	Bit Po	sition
0x424	33       34       35       36       37       38       39       30       31       32       33       34       35       36       37       38       39       30       30       30       30       30       30       40 <th>1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1</th>	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Reset	00000X0	00000X0
Access	(R)W1	(R)W1
Name	EM4WU	EXT

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	(R)W1	Clear EM4WU Interrupt Flag
	Write 1 to clear the E (This feature must be	•	•	ing returns the value of the IF and clears the corresponding interrupt flags .
15:0	EXT	0x0000	(R)W1	Clear EXT Interrupt Flag
	Write 1 to clear the E feature must be enab		•	returns the value of the IF and clears the corresponding interrupt flags (This

## 32.5.19 GPIO\_IEN - Interrupt Enable Register

Offset	Bit Po	osition
0x428	1	2 4 5 7 7 7 7 7 9 8 8 7 9 9 7 7 7 9 9 7 7 9 9 9 9
Reset	0000x0	0000x0
Access	Z ×	AW W
Name	EM4WU	EX

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	RW	EM4WU Interrupt Enable
	Enable/disable the EN	M4WU interrupt		
15:0	EXT	0x0000	RW	EXT Interrupt Enable
	Enable/disable the EX	(T interrupt		

## 32.5.20 GPIO\_EM4WUEN - EM4 Wake Up Enable Register

Offset															Bi	it P	ositi	on													
0x42C	31	30	29	28	27	26	25	24	23	22	7	20	19	18	17	16	15	4	13	12	7	10	ဝ	80	_	9	2	4	က	7	- 0
Reset								0000	00000																						
Access		<u>₹</u>																													
Name			EM4WUEN Ry																												
				∑																											
Bit	Na	me					Re				Ac	ces	s	Des	crip	tio	1														
Bit 31:16			UEN	J							Ac RV		s				ր Up I	Enal	ble												
	EM	l4W			ole E	EM4	0x0	set	)	que	RV	V			1 Wa	ike	Up I			equ	est.										
	EM	I4W ite 1			ole E	EM4	0x0	set	)	que	RV	V		EM4	<b>4 W</b> a	ake EN	Up I			equ	est.										
	EM Wr	I4W ite 1			ole E	EM4	0x0	set	)	que	RV	V		EM4 o dis Des	4 Waable	ke EN	Up I	ake	up r												
	EM Wr	I4W ite 1			ole E	EM4	0x0	set	)	que	RV	V		EM4 o dis Des	able cript	e ENtion	<b>Up I</b> 14 w 4 wa	ake	ıp o	n piı	า										

# 32.5.21 GPIO\_ROUTEPEN - I/O Routing Pin Enable Register

	_	-																						
Offset			<u> </u>		T	Bi	t Po	siti	on	T	_		<u> </u>		_			Щ	4					I
0x440	30 30 27 28 27 28	23 24 25 25 23	2 2	19	18	17	16	15	4	13	1,	;   ±	=   9	2	ກ	∞	<u></u>	ဖ	ည	4	က	7	-	0
Reset			0	0	0	0	0													0	_	-	-	_
Access			R W	₹ §	₩ M	RW	S.													₩ N	S.	₩ N	₩.	N.
Name			ETMTD3PEN	ETMTD2PEN	ETMTD1PEN	ETMTDOPEN	ETMTCLKPEN													SWVPEN	TDIPEN	TDOPEN	SWDIOTMSPEN	SWCLKTCKPEN
Bit	Name	Reset	Acces	s	Des	crip	tion																	
31:21	Reserved	To ensure con tions	npatibilit	y wi	th fu	ture	dev	vices	s, al	way	/S W	/rite	bit	s to	0. I	More	e info	)rm	atio	n in	1.2	Coi	nver	7-
20	ETMTD3PEN	0	RW		ETM	l Tra	ice	Data	a Pi	in E	nal	ole												
	Enable ETM Trace D	ata Output 3 con	nection	to p	in.																			
19	ETMTD2PEN	0	RW		ETM	l Tra	ice	Data	a Pi	in E	nal	ole												
	Enable ETM Trace D	ata Output 2 con	nection	to p	in.																			
18	ETMTD1PEN	0	RW		ETM	l Tra	ice	Data	a Pi	in E	nal	ole												
	Enable ETM Trace D	ata Output 1 con	nection	to p	in.																			
17	ETMTD0PEN	0	RW		ETM	l Tra	ice	Data	a Pi	in E	nal	ole												
	Enable ETM Trace D	ata Output 0 con	nection	to p	in.																			
16	ETMTCLKPEN	0	RW		ETM	l Tra	ice	Clo	ck F	Pin I	Ena	able	)											
	Enable ETM Trace C	Clock Output conr	ection t	o pir	٦.																			
15:5	Reserved	To ensure con tions	npatibilit	y wi	th fu	ture	dev	vices	s, al	way	/S VI	/rite	bit	s to	0. 1	More	e info	rm	atioi	n in	1.2	Coi	nver	1-
4	SWVPEN	0	RW		Seri	al W	/ire	Vie	wer	Ou	ıtpı	ıt Pi	in E	Enak	ole									
	Enable Serial Wire V	iewer connection	to pin.																					
3	TDIPEN	1	RW		JTA	G Te	est I	Deb	ug l	Inpu	ut F	Pin E	Ena	able										
	Enable JTAG TDI co	nnection to pin.																						
2	TDOPEN	1	RW		JTA	G Te	est I	Deb	ug (	Out	put	t Pir	ı E	nab	le									
	Enable JTAG TDO c	onnection to pin.																						
1	SWDIOTMSPEN	1	RW		Seri	al W	/ire	Dat	a aı	nd .	JTA	G T	es	: Mo	de	Sel	ect F	²in	Ena	ıble	,			
	Enable Serial Wire I can no longer be acc make sure you have debugger will have ti	cessed by a debu at least a 3 seco	gger. A and time	rese	et will at the	l set e sta	the art o	pin f yo	bac u pr	ck to rogr	o a ram	defa cod	ault de l	stat	e a	s er	nable	d. I	lf yo	u di	sab	le th	is p	in,
0	SWCLKTCKPEN	1	RW		Seri	al W	/ire	Clo	ck a	and	JT	AG	Te	st C	loc	k Pi	n Er	ab	le					
	Enable Serial Wire a accessed by a debughave at least a 3 sechave time to halt the	gger. A reset will a cond timeout at th	set the posterior	oin b	ack ou pro	to a ogra	defa	ault code	stat bet	te a	s e	nabl	led	. If y	ou	disa	ble t	his	pin,	ma	ke s	sure	you	J

# 32.5.22 GPIO\_ROUTELOC0 - I/O Routing Location Register

LOC2

LOC3

Offset															Bi	t Po	siti	on													
0x444	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	3	7	0
Reset																													0000		
Access																		Z N													
Name																			) ) !												
Bit	Na	me					Reset Access Description  To ensure compatibility with future devices, always write bits to 0. More informations of the compatibility with future devices, always write bits to 0.																								
Bit 31:6		me serv	red					ens	ure	com								s, alı	vay:	s wr	ite b	its t	o 0.	Моі	re im	form	atio	n in	1.2	Conv	ven-
	Re						То	ensi 1s	ure	com		bility	/ Wit		ture	dev	ices	s, alı	way	s wr	ite b	its t	o 0.	Моі	re int	form	atio	n in	1.2	Conv	ven-
31:6	Re	serv /VL(		e loc	catio	on of	To tion	ensi ns 00			pati	bility	/ Wit	th fu	ture	dev	ices	s, alv	way	s wr	ite b	its t	o 0.	Моі	re int	form	atio	n in	1.2	Conv	ven-
31:6	Re	serv /VL(	OC	e loc	catio	on of	To tion	ensi ns 00 : SW			pati	bility	/ Wii	th fu	ture	dev	ices	s, alv	way:	s wr	ite b	its t	o 0.	Мон	re int	form	atio	n in	1.2	Conv	ven-
31:6	Re SW De	serv /VL(	OC	e loc	catio	on of	To tion 0x0	ense ns 00 s SW			pati	bility	/ wii	th fu	ture _oca	dev ation	ices	s, al	way.	s wr	ite b	its t	o 0.	Moi	re in	form	atio	n in	1.2	Conv	ven-

Location 2

Location 3

2

3

# 32.5.23 GPIO\_ROUTELOC1 - I/O Routing Location Register 1

Offset			Bit Position		
0x448	31 33 33 34 25 28 28 29 26 26	2 2 2 2 2 2 2	6 8 7 9 4	8 8 9 10 17 17	r 9 2 4 8 7 F 0
Reset	00×0	00×0	00×0	00×0	0000
Access	Z.	RW W	Z S	RW.	Ž.
Name	ЕТМТВЗЬОС	ETMTD2LOC	ETMTD1LOC	ETMTD0LOC	ETMTCLKLOC
Bit	Name	Reset Acces	ss Description		
31:26	ETMTD3LOC	0x00 RW	I/O Location		
	Decides the location of	f ETM TD3			
	Value	Mode	Description		
	0	LOC0	Location 0		
	1	LOC1	Location 1		
	2	LOC2	Location 2		
	3	LOC3	Location 3		
25:20	ETMTD2LOC	0x00 RW	I/O Location		
	Decides the location of	f ETM TD2			
	Value	Mode	Description		
	0	LOC0	Location 0		
	1	LOC1	Location 1		
	2	LOC2	Location 2		
	3	LOC3	Location 3		
19:14	ETMTD1LOC	0x00 RW	I/O Location		
	Decides the location of	f ETM TD1			
	Value	Mode	Description		
	0	LOC0	Location 0		
	1	LOC1	Location 1		
	2	LOC2	Location 2		
	3	LOC3	Location 3		
13:8	ETMTD0LOC	0x00 RW	I/O Location		
	Decides the location of	f ETM TD0			
	Value	Mode	Description		
	0	LOC0	Location 0		

Bit	Name	Reset	Access	Description
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
7:6	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5:0	ETMTCLKLOC	0x00	RW	I/O Location
	Decides the location	of ETM TCLK		
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3

## 32.5.24 GPIO\_INSENSE - Input Sense Register

Offset															Ві	t Po	siti	on														
0x450	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•			•													•	•						•	•	•			_	_
Access																															₽	RW
Name																															EM4WU	Ā

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	EM4WU	1	RW	EM4WU Interrupt Sense Enable
	Set this bit to enable i	input sensing fo	r EM4WU i	nterrupts.
0	INT	1	RW	Interrupt Sense Enable
	Set this bit to enable i	input sensing fo	rinterrupts	

#### 32.5.25 GPIO\_LOCK - Configuration Lock Register

Offset															Ві	t Po	siti	on														
0x454	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			1		•		'	'	'	1	•			1	'			1	ı		•		'		nnnnxn	•		ı		•		
Access																									I M Y							
Name																								\L\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LOCKKEY							


Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Kev

Write any other value than the unlock code to lock MODEL, MODEH, CTRL, PINLOCKN, OVTDIS, EXTIPSELL,

Mode	Value	Description
Read Operation		
UNLOCKED	0	GPIO registers are unlocked
LOCKED	1	GPIO registers are locked
Write Operation		
LOCK	0	Lock GPIO registers
UNLOCK	0xA534	Unlock GPIO registers

#### 33. APORT - Analog Port





#### **Quick Facts**

#### What?

The Analog Port (APORT) is a set of analog buses which are used to connect I/O pins to analog peripheral signals.

#### Why?

The APORT gives on-chip analog resources access to a large number of I/O pins, and provides the system designer with a high degree of routing flexibility.

#### How?

An analog peripheral requests a pad by simply configuring its input/output to use a channel on APORT. That selection becomes an APORT request where the APORT control switches the pad and the analog signal onto a common bus.

#### 33.1 Introduction

APORT consists of wires, switches, and control logic needed to route signals between analog peripherals and I/O pins. On-chip clients can be either producers or consumers. Analog producers are active devices that drive current/voltage into an APORT, such as current or voltage DACs. Consumers are passive devices that monitor or react to the current/voltage routed to them via the APORT, such as ADCs or analog comparators (ACMP).

#### 33.2 Features

- · Pins are typically mapped to two different APORT buses
- · Arbitration and conflict status provided to each APORT client

## 33.3 Functional Description




Figure 33.1. Analog Bus (ABUS)

An analog bus (ABUS) consists of analog switches connected to a common wire as shown in Figure 33.1 Analog Bus (ABUS) on page 1153. An APORT consists of multiple ABUSes. Since many clients can operate differentially, buses are grouped by pairs as X and Y. If a given client uses a single ABUS (e.g. single-ended ADC), X and Y are just labels to differentiate the two buses.

When operating differentially, most APORT clients require that one input be chosen from an X bus and the other from a Y bus. For example, the ACMP block will not allow both positive and negative inputs to be chosen from X buses.

#### 33.3.1 I/O Pin Considerations

For external analog signals routed through the APORT, the maximum supported analog I/O voltage will typically be limited to the  $MIN(V_{ANALOGSUPPLY}, IOVDD)$  (where  $V_{ANALOGSUPPLY}$  is the supply pin powering the analog module). Practically, this means that if IOVDD=1.8 V, the maximum supported analog IO voltage on APORT-routed signals will be limited to 1.8 V, regardless of the analog module supply voltage.

## 33.3.2 APORT ABUS Naming




Figure 33.2. Conceptual APORT Structure

APORT ABUSes are prefixed with "BUS" and are grouped in pairs. Each pair is uniquely identified using a letter prefix ("A", "B", "C", etc.) followed by either a "X" or "Y" to identify the ABUS in the pair. For example, "BUSDX" decodes as: "BUS"=ABUS, "D"=pair, "X"=bus. Figure 33.2 Conceptual APORT Structure on page 1154 illustrates this organization.

APORT clients are generally described once in this reference manual regardless of its number of instances. For example, the ACMP client is described once, but the device could contain multiple instances of the ACMP. Because of this, for APORT client descriptions in this reference manual, the ABUS connections are generalized with the prefix "APORT" followed by a number (instead of the "BUS"

followed by a letter). It is possible that different instances of an APORT client connect to different ABUSes. For example, ACMPO APORT1X might connect to the ABUS BUSAX while ACMP1 APORT1X might connect to ABUS BUSCX. Refer to the APORT Client Map in the device data sheet to map the generalized APORT client bus name to an actual device ABUS. A given ABUS has multiple switches which need to be identified. The switches on a bus are specified with the ABUS connection ID followed by a channel ID. For example, channel switch 7 on a given APORT client might be given as APORT1XCH7. Not all APORT channels map to actual GPIO. Refer to the APORT Client Maps in the device data sheet for APORT to GPIO mapping.




Figure 33.3. Detailed APORT Structure

Figure 33.3 Detailed APORT Structure on page 1155 shows all the possible routes between different peripherals and different pins via APORT BUS for the largest package of the EFR32 device family. Note that, in the figure, the BUSxX and BUSxY are annotated as xX and xY, where x=A,B,C,D and the APORTnX and APORTnY are annotated as nX and nY, where n=1,2,3,4.

For example, the IDAC APORT output 1X can be routed to pin PB14 through BUSCX. The configuration required for this routing is as follows:

- Set IDAC\_CTRL\_APORTOUTSEL = APORT1XCH30. This selects the IDAC APORT output 1X and pin PB14.
- Set IDAC\_CTRL\_APORTOUTEN = 1 and IDAC\_CTRL\_APORTOUTENPRS = 0. This enables the IDAC to ungate it's output to BUSCX.

Another example, when ADC is configured to operate in single channel mode for differential inputs (see 26.3.3.1 Single Channel Mode for how to configure ADC in single channel mode), the positive ADC APORT input 2X and the negative ADC APORT input 2Y can be routed to pin PC9 and PC10 via BUSBX and BUSBY respectively with the following configuration:

- Set ADCn\_SINGLECTRL\_POSSEL = APORT2XCH9. This selects the pin PC9 for the positive input to the ADC.
- Set ADCn\_SINGLECTRL\_NEGSEL = APORT2YCH10. This selects the pin PC10 for the negative input to the ADC.

For smaller packages, not all GPIO pins are available. See the pinout sections of the device data sheet for pin availability on a specific device.

### 33.3.3 Managing ABUSes

The ABUSes of an APORT are shared resources. The user needs to be mindful of this in assigning I/O for different clients throughout the chip, as it is possible to have conflicts for a given ABUS. Each ABUS has an arbiter responsible for limiting the control over the ABUS to one and only one client. If multiple clients attempt to control an ABUS, the arbiter allows no client control over the ABUS and asserts a conflict signal to the clients. The user has the ability to check for such a conflict in each client's status, as well as generate an interrupt.

Having only one client control an ABUS is not the same as having only one user of an ABUS. It is possible for multiple clients to access a single ABUS, but requires all but one client to relinquish control of the ABUS. To do this, some clients have bits to disable bus mastership which are 0 by default. One example is the APORTXMASTERDIS bit in the ACMPn\_CTRL. When set to 1, the client will not assert control of the APORT X BUS switches, but may still connect to an APORT X BUS that is controlled by another client.

For example, if an IDAC, ADC, and ACMP all want to use the same pin on a particular ABUS the user might set the bus master disable bit to 1 for the IDAC and ACMP. The ADC is the sole master of the switch configuration on that ABUS, so switches are configured using the configuration set in the ADC. When IDAC or ACMP channels are chosen on that same bus, the actual pin connection is dictated by the ADC settings for that bus.




Figure 33.4. APORT Example 1

Figure 33.4 APORT Example 1 on page 1157 illustrates the sharing of APORT. For illustration purposes, each ABUS is identified by a numeric index (instead of BUSAX, BUSAY, BUSBX, etc.). Also, the requests from all the APORT clients are packed into a bit-vector named APORT\_REQ to illustrate the request from the APORT Clients (instead of by name such as APORT1XREQ, APORT1YREQ, APORT2XREQ, etc.). In Figure 33.4 APORT Example 1 on page 1157, ABUS and client are the same color if the client has been granted the ABUS.

In Figure 33.4 APORT Example 1 on page 1157 ADC0 has requested ABUS[3:0], ACMP1 has requested ABUS[5:4], ACMP0 has requested ABUS[7], and ABUS[6] is unused. No APORT Client has requested the same ABUS as another, so there is no conflict.




Figure 33.5. APORT Example 2: Bus Conflict

In Figure 33.5 APORT Example 2: Bus Conflict on page 1158 is a similar example to Figure 33.4 APORT Example 1 on page 1157, but now both ACMP0 and ACMP1 are requesting ABUS[4]. This is a configuration error, so APORT grants neither client ABUS[4]. The user must resolve the conflict before ABUS[4] is useable.





Figure 33.6. APORT Example 3: Sharing an ABUS

Figure 33.6 APORT Example 3: Sharing an ABUS on page 1158 illustrates ABUS sharing. Both ACMPs are configured identically, except ACMP0 has its APORTXMASTERDIS bit-field set to 1. There is only one APORT master for ABUS[5:4] in this case, so there is no conflict.

## 34. CSEN - Capacitive Sense Module





#### **Quick Facts**

#### What?

The capacitive sense (CSEN) module uses a capacitance-to-digital circuit to measure the capacitance of touch-sensitive switches. The module contains an advanced capacitance-to-digital converter that can be configured to take measurements on a single port pin or scan through a group of up to 64 port pins connected via the APORT buses. Port pins/channels can also be shorted together internally to measure the combined capacitance, lowering the required energy usage for wake-on-touch applications. Adjustable maximum capacitance allows for optimal dynamic range, while hardware accumulation and filtering reduce processor computation time. Interrupts can be generated when CSEN completes conversions or when the measured value crosses a threshold.

## Why?

The CSEN module is designed to perform extremely low-power autonomous conversions of capacitive touch switches.

### How?

The CSEN module uses charge timing techniques to compare external capacitance against internal reference capacitors.

# 34.1 Introduction

The capacitive sensing (CSEN) module uses a capacitance-to-digital circuit to determine the capacitance on an input pin. The module can take measurements from different physical pins using the APORT multiplexer. In addition, the module can measure multiple pins in sequence using the scan modes, or multiple pins at the same time (bonded together) using the multiple-channel measurement feature. CSEN is available in EM0, EM1, EM2 and EM3.




Figure 34.1. CSEN Overview

#### 34.2 Features

- · Up to 64 Channels, connected via APORT buses.
- Single sample, continuous single sample, single scan and continuous scan modes supported.
- Support for both SAR and Delta Modulation conversions.
  - SAR conversions are programmable to resolutions of 10, 12, 14, or 16 bits.
  - · Delta Modulation conversions support dynamic or fixed gain, and are programmable to resolutions of 10, 12, 14, or 16 bits.
- Supports channel bonding to monitor multiple channels, shorted internally, with a single conversion. The maximum number of channels to be shorted is limited by the maximum capacitance that can be measured by the analog core.
- Conversions triggered by software, PRS, or dedicated timer running from LFXO, LFRCO, or ULFRCO.
- Hardware accumulation of 1, 2, 4, 8, 16, 32, or 64 samples. The result can be right-shifted to the desired resolution or collected in a 22-bit accumulator for further processing by software.
- Hardware exponential moving average (EMA) filter for candidate touch detection during low power autonomous operation.
- · Automatic threshold comparison with programmable polarity.
- Low-frequency noise filter to reject noise sources such as 50/60 Hz.
- DMA interface to collect accumulated samples in on-chip RAM. The DMA interface can also be used to program starting values for delta-modulation conversions. The DMA interface can run down to EM2.

### 34.3 Timing

#### 34.3.1 Clocks

The CSEN module takes two external clock sources as input. The register interface is driven by the HFPERCLK source, allowing for fast access to the control and data for the block. The local timer is driven by the LFBCLK source. The CSEN block also contains an internal, low-energy conversion clock source (CLK<sub>CSEN</sub>). Conversions are self-timed and the block only requires external clocks under certain circumstances.

For register access, HFPERCLK<sub>CSEN</sub> must be enabled to the CSEN block in the CMU\_HFPERCLKEN0 register. When register access is not required, this clock may be shut down for energy savings.

LFBCLK<sub>CSEN</sub> is used by the local CSEN timer. It should be enabled to the CSEN block in the CMU\_LFBCLKEN0 register any time the CSEN local timer is used as a conversion trigger.

#### 34.3.2 Conversion Triggers

CSEN conversions can be triggered from one of three different sources, selected by CTRL\_STM: a software register write, a PRS channel, or the local CSEN timer. The selected trigger source begins a conversion cycle. Depending on the selected conversion mode, one conversion trigger may generate one or many output words from the CSEN module. See 34.6 Converison Modes for more details on the CSEN output for each mode.

## **Software Triggered Conversions**

When CTRL\_STM is set to START, conversions are triggered by software. Software triggering is typically used when operating the CSEN block in a continuous mode to gather conversions as quickly as the converter allows. Software triggering may also be used in applications where a single conversion or one scan cycle is needed infrequently and sporadically by different software processes. When configured for software triggering, a write of the CMD\_START bit to logic 1 initiates conversions.

### **PRS Triggered Conversions**

When CTRL\_STM is set to PRS, conversions are triggered via a PRS event. PRS triggers are typically used when it is necessary to synchronize CSEN conversions with other events in the system. For example, the LETIMER may be used in EM2 to initiate a CSEN scan operation and other events at the same time. A number of different PRS channels may be configured as the trigger source. The specific PRS channel to be used as a trigger source is selected in the PRSSEL register.

### **CSEN Timer Triggered Conversions**

When CTRL\_STM is set to TIMER, a local 8-bit CSEN timer is used to trigger conversions. The local timer is typically used in conjunction with non-continuous conversion modes to provide periodic conversion triggers at slow sampling rates. The local timer is clocked from LFBCLK<sub>CSEN</sub>, and configured with the TIMCTRL register. The CSEN timer has a local prescaler (set by the TIMCTRL\_PCPRESC field), which divides the LFBCLK<sub>CSEN</sub> further. The TIMCTRL\_PCTOP field sets the reload value for the CSEN timer. The CSEN timer counts down for the number of clocks specified in TIMCTRL\_PCTOP. When the counter reaches zero, a conversion cycle is triggered and the timer is reloaded.

## 34.3.3 Shutdown and Warmup

Many target applications for CSEN require low power operation and infrequent sampling. By default, the converter will power down when it is not in use to save energy. Upon receiving a conversion trigger, the CSEN block will power on and wait for (3 + TIMCTRL\_WARMPCNT) CLK<sub>CSEN</sub> clock cycles before starting conversions.

CTRL\_WARMUPMODE defines the behavior of the CSEN converter when it is not actively converting. Software may choose to keep the CSEN block powered on at all times by setting the CTRL\_WARMUPMODE bit to logic 1.

### 34.4 Conversion Types

The CSEN block offers two different types of conversions: SAR, and Delta Modulation.

## 34.4.1 SAR Conversion Type

SAR (successive approximation register) conversions are self-contained and do not depend on the results of any previous conversions. SAR conversions will be performed when CTRL\_CONVSEL is set to SAR. CTRL\_SARCR sets the SAR conversion resolution, and is selectable between 10, 12, 14, or 16 bits. SAR conversions last for N cycles of CLK<sub>CSEN</sub>, where N is the selected resolution (i.e. 12-bit conversions last for 12 CLK<sub>CSEN</sub> cycles).

Every SAR conversion consists of a set of tests, one for each bit of the converter. The MSB is tested first, followed by all other bits down to the LSB. Each test narrows the possible value by 1/2 until the final result is determined.

### 34.4.2 Delta Modulation Conversion Type

Delta modulation (DM) conversions provide significant noise, response time, and energy consumption improvements over SAR conversions. A DM conversion inherently takes longer than a SAR conversion to arrive at one result. However, it is much less susceptible to noise events in the system. Whereas a large number of SAR conversions may need to be averaged to produce a desired noise resolution, the same noise resolution can be achieved with few DM conversions. However, DM conversions require more specific knowledge of the underlying conversion process to implement effectively. Silicon Laboratories software libraries use delta modulation for the best possible performance. It is recommended to use the provided libraries in most applications. The information provided in this section is intended as a reference for CSEN module driver development.

Delta modulation conversions are performed when CTRL\_CONVSEL is set to DM. DMCFG\_DMCR sets the DM conversion resolution, and is selectable between 10, 12, 14, or 16 bits. The selected resolution does not have an impact on conversion timing.

A delta modulated conversion begins with a test against a provided initial value, known as the baseline. If the comparison is high (the external capacitor is larger than the initial value), the comparison value is increased by a specified amount (the delta). If the comparison is low, the comparison value is decreased by the delta. The cycle then repeats, testing against the new value. Each subsequent test brings the test value closer to the external capacitance value, until the desired number of tests have been performed and an output result is produced. The converter may be configured to use a fixed delta value, or to reduce the value by a factor of two at specific intervals.

The DM state machine is configured using different fields in the DMCFG register. The DMG field sets the initial delta step to be used, between 0 and 255 codes at the selected resolution (specified by DMCFG\_CRMODE). The DMCFG\_DMR field specifies how many tests in a row are to be performed using each delta step. The converter will perform (4 x DMCFG\_DMR) tests at each delta step for DMCFG\_DMR > 0. For DMCFG\_DMR = 0, the converter will perform 64 tests at each delta step. The number of tests performed at each delta step is referred to here as a "cycle". The DMCFG\_DMCR field specifies how many cycles the state machine will take to produce one conversion output. For DMCFG\_DMCR = 0, the number of cycles will be 16. If the DMCFG\_DMGRDIS bit is cleared to 0, the delta step will be halved after each cycle. If DMCFG\_DMGRDIS is set to 1, all cycles will use a fixed delta step value. Each test performed by the converter requires one CLK<sub>CSEN</sub>, and so a full DM conversion requires number\_of\_cycles x tests\_per\_cycle clocks of CLK<sub>CSEN</sub>. Figure 34.2 Delta Modulation Conversion With Gain Reduction (DMCFG\_DMGDIS = 0) on page 1162 and Figure 34.3 Delta Modulation Conversion With Fixed Delta Step (DMCFG\_DMGDIS = 1) on page 1163 show how delta modulation conversions are performed with and without gain reduction.




Figure 34.2. Delta Modulation Conversion With Gain Reduction (DMCFG\_DMGDIS = 0)




Figure 34.3. Delta Modulation Conversion With Fixed Delta Step (DMCFG\_DMGDIS = 1)

The initial test value (baseline) for a DM conversion can be written to the DMBASELINE register prior to the start of the conversion. DMBASELINE contains two fields: BASELINEUP and BASELINEDN. Only the BASELINEUP field is used when chopping is disabled (CTRL\_CHOPEN = 0). If chopping is enabled, software must maintain a second baseline value for the ramp-down phase, and write it to BASELINEDN.

#### 34.5 Input Configuration

CSEN channel inputs are routed through the on-chip APORT bus matrix. Each APORT bus is a shared resource among certain analog peripherals on the device. Some knowledge of how the CSEN block utilizes the APORT buses is necessary to avoid conflicts with other peripherals.

Each time the CSEN module connects to an external pin to take a conversion, it uses one or two of the shared APORT buses. By default, the CSEN module charges the external capacitor through one APORT connection on the CEXT line, and senses the voltage at the capacitor through a different APORT connection on the CEXT\_SENSE line. This eliminates any errors introduced by series impedance of the APORT buses, particularly if the external cpacitance is large. To conserve on-chip resources, it is possible to both charge and sense through the CEXT line, by setting CTRL\_LOCALSENS to logic 1.When CTRL\_LOCALSENS is set to 1, the CEXT\_SENSE line is not needed and the corresponding bus may be used by other peripherals.

The CSEN module has four APORT buses connected to the CEXT signal and four APORT buses connected to the CEXT\_SENSE signal. The specific buses used for each pin selection depend on the channel, according to Table 34.1 CSEN APORT Bus Connectivity on page 1164. For example, if APORT1XCH4 (APORT1 channel 4) is selected in SINGLECTRL\_SINGLESEL, the CEXT signal will be connected to the shared BUSAX, channel 4. If CTRL\_LOCALSENS is set to DISABLE, then the CEXT\_SENSE signal will be connected to APORT2YCH4, and use the shared bus BUSBY, channel 4.

The same connections apply to scan mode conversions and bonded conversions. For scan mode conversions, the connection through the bus is only made on one channel at a time, when that channel is being converted in the scan. For bonded connections, all selected channel connections are made simultaneously.

Selected CSEN Channel	CEXT Routing	CEXT_SENSE Routing
		(LOCALSENS = 0)
APORT1, Even Channel	APORT1XCHn / BUSAXCHn	APORT2YCHn / BUSBYCHn
APORT1, Odd Channel	APORT1YCHn / BUSAYCHn	APORT2XCHn / BUSBXCHn
APORT3, Even Channel	APORT3XCHn / BUSCXCHn	APORT4YCHn / BUSDYCHn
APORT3, Odd Channel	APORT3YCHn / BUSCYCHn	APORT4XCHn / BUSDXCHn

Table 34.1. CSEN APORT Bus Connectivity

When the CSEN module requests an APORT bus that is already in use by another peripheral, an APORT conflict will occur. The IF\_APORTCONFLICT interrupt flag will be set to 1 (generating an interrupt if enabled), and the APORTCONFLICT register will reflect the bus(es) where the conflict occurred. Careful channel planning for the system will avoid APORT conflicts in most systems.

Channel selection for the CSEN module depends on the selected conversion mode. More details on how to select specific input pins are found in 34.6 Conversion Modes.

#### 34.6 Converison Modes

The CSEN module supports several conversion modes:

- Single Channel A conversion trigger starts conversions on a single channel. One output result is produced, then the converter will halt.
- Scan A conversion trigger starts a scan sequence, which converts a specified number of channels independently and in sequence.
   One output result is produced per channel, then the converter will halt.
- Bonded Channel A conversion trigger starts conversions on a bonded channel. A bonded channel is several input channels which are shorted together internally. One output result is produced, then the converter will halt.
- Continuous Single Channel A conversion trigger starts continuous conversions on a single channel. The single channel conversion will re-trigger automatically after each output result and repeat until halted.
- Continuous Scan A conversion trigger starts continuous channel scanning. The scan sequence will re-trigger automatically at the
  end of each scan and repeat until halted.
- Continuous Bonded Channel A conversion trigger starts continuous conversions on a bonded channel. The bonded channel conversion will re-trigger automatically after each output result and repeat until halted.

The conversion mode is selected by the CTRL\_CM and CTRL\_MCEN fields. Refer to 34.6.1 Single Channel Conversions, 34.6.2 Scan Conversions, and 34.6.3 Bonded Channel Conversions for specific information on configuring the CSEN module to the desired conversion mode.

### 34.6.1 Single Channel Conversions

CSEN is configured for single channel mode when CTRL\_MCEN = DISABLE and CTRL\_CM = SGL. For continuous single channel mode, CTRL\_MCEN = DISABLE and CTRL\_CM = CONTSGL.

In single channel mode, SINGLECTRL\_SINGLESEL specifies the input channel to be converted. Firmware may select any of the pins connected to the CEXT signal via the APORT. Refer to the Analog Port (APORT) Client Maps section in the product data sheet for mapping of the CEXT signal to specific pins.

When a single channel conversion is triggered, the CSEN block will use the configured conversion type (SAR or DM) to convert the capacitance seen at the selected input pin to a digital value one or more times. The hardware accumulator setting (CTRL\_ACU) determines how many times the input pin will be sampled and accumulated before an output word is produced. The IF\_CONV interrupt flag will be set to 1 by hardware when an output word is available in the DATA register.

**Note:** The auto-ground feature is typically not used in single channel conversion mode and should be disabled by software. However, if auto-grounding is enabled, it will ground the unused channels specified by the SCANINPUTSEL0/1 and SCANMASKSEL0/1 registers. See the channel selection discussion in 34.6.2 Scan Conversionsfor more details.

#### 34.6.2 Scan Conversions

CSEN is configured for scan mode when CTRL\_MCEN = DISABLE and CTRL\_CM = SCAN. For continuous scan mode, CTRL\_MCEN = DISABLE and CTRL CM = CONTSCAN.

In scan mode, the input channels to be converted during the scan are determined by the SCANINPUTSEL0/1 and SCANMASK0/1 registers. There are 64 available channels in the scanner logic. SCANINPUTSEL0/1 allow software to route CSEN scan channels to APORT-capable GPIO in groups of 8. SCANMASK0/1 specify which channels on those groups are to be included in the scan.

**Note:** It is possible to include the same group of 8 in more than one place in the scan sequence. However, for the majority of use cases, the SCANINPUTSEL0 register should be written to 0x07060504, and SCANINPUTSEL1 should be written to 0x0F0E0D0C. This will configure the CSEN scan channels to match their order in bonded mode.

Individual channels are included in the scan based on their bit positions in the mask registers, SCANMASK0 and SCANMASK1. A '1' in the corresponding bit of the mask register will include that channel in the scan. Refer to the Analog Port (APORT) Client Maps section in the product data sheet for mapping of the CEXT signal to specific pins.

When a scan conversion is triggered, the CSEN block will convert each of the selected channels in turn, starting at channel 0 and working up to channel 63. If a channel is not configured for scan in the SCANMASKO/1 register (i.e. the bit for that channel is '0'), it will be skipped.

An example of how the scan logic progresses through channels is shown in Figure 34.4 Scan Mode Sequencing on page 1166. In this simple example, SCANMASK0 = 0x000000318 and SCANMASK1 = 0x00000006, which selects channels 3, 4, 8, 9, 33, and 34 in turn.

CCEN Innut

		SCANMASK Values	CSEN Input Channel
_	0	0	0
	1	0	1
	2	0	2
	3	1	2 3
	4	1	4
	5	0	5
	6	0	5 6
	7	0	7
၂ ၉	8	1	8
SCANMASKO	9	1	9
۱₫	10	0	10
<b>≨</b>	11	0	11 12
۱₹	12	0	12
&	13	0	13
	27	0	27
	28	0	28
	29	0	29
	30	0	30
	31	0	31
	0	0	32
	1	1	33
	2	1	34
-	3	0	35
送	4	0	36
≊	0	(	
SCANMASK1	•		
₹	27	0	59
Ś	28	0	60
	29	0	61
	30	0	62
	31	0	63
	υ I		

CC A NIMA CIZ



Figure 34.4. Scan Mode Sequencing

An auto-grounding feature is available for scan mode conversions. This feature forces hardware to ground all of the non-active CSEN channels selected by SCANMASK0/1, to reduce bleed-through from measurements on other CSEN channels. Auto-grounding is enabled by setting the CTRL AUTOGND bit to logic 1.

CSEN will use the configured conversion type (SAR or DM) to convert the capacitance seen at each of the selected input pins to a digital value one or more times. The hardware accumulator setting (CTRL\_ACU) determines how many times each input pin will be sampled and accumulated before an output word is produced. The IF\_CONV interrupt flag will be set to 1 by hardware when each output word is available in the DATA register, and the IF\_EOS interrupt flag will be set to 1 by hardware at the completion of a scan cycle.

The DMBASELINE register provides the starting point for DM conversions. This starting point will be different for each channel in the scan, and the DMBASELINE register should be updated accordingly. This is typically done via DMA.

**Note:** DMA or software must read the output words from the DATA register before completion of the next conversion. New conversions will over-write the DATA register contents.

#### 34.6.3 Bonded Channel Conversions

CSEN is configured for bonded mode when CTRL\_MCEN = ENABLE and CTRL\_CM = SGL. For continuous bonded mode, CTRL\_MCEN = ENABLE and CTRL\_CM = CONTSGL.

Bonded channel conversions are intended primarily for wake-on-touch applications where minimal power consupmtion is necessary. Bonded channel conversions operate similar to single channel conversions, except that multiple channels are shorted together and converted as a single capacitance value.

In bonded mode, the channels to be bonded are based on their bit positions in the mask registers SCANMASK0 and SCANMASK1, according to a fixed location, as shown in Figure 34.5 CSEN Input Configuration in Bonded Mode on page 1167. SCANMASK0 selects channels from APORT1 and SCANMASK1 selects channels from APORT3. Even-numbered channels are connected through the X bus, and odd-numbered channels are connected through the Y bus. Channels with a '1' in the corresponding position of SCANMASK0/1 will be shorted together during the conversion and converterd as a single channel. Refer to the Analog Port (APORT) Client Maps section in the product data sheet for mapping of the CEXT signal to specific pins.

	CSEN Input Channel	APORT Connection	Shared Bus Channel
0	0	APORT1XCH0	BUSAX channel 0
1	1	APORT1YCH1	BUSAY channel 1
2	2	APORT1XCH2	BUSAX channel 2
3	3	APORT1YCH3	BUSAX channel 3
SCANMASK0	4	APORT1XCH4	BUSAY channel 4
§ •	•	•	•
I ≥ •	•	•	•
₹ •	•	•	•
Q 27	27	APORT1YCH27	BUSAY channel 27
28	28	APORT1XCH28	BUSAX channel 28
29	29	APORT1YCH29	BUSAY channel 29
30	30	APORT1XCH30	BUSAX channel 30
31	31	APORT1YCH31	BUSAY channel 31

		CSEN Input Channel	APORT Connection	Shared Bus Channel
	0	32	APORT3XCH0	BUSCX channel 0
	1	33	APORT3YCH1	BUSCY channel 1
	2	34	APORT3XCH2	BUSCX channel 2
۱_	3	35	APORT3YCH3	BUSCX channel 3
SCANMASK1	4	36	APORT3XCH4	BUSCY channel 4
ΥS	•	•	0	0
I≊	•	•	0	0
4	•	•	0	0
ပ္တြ	27	59	APORT3YCH27	BUSCY channel 27
۳,	28	60	APORT3XCH28	BUSCX channel 28
	29	61	APORT3YCH29	BUSCY channel 29
	30	62	APORT3XCH30	BUSCX channel 30
	31	63	APORT3YCH31	BUSCY channel 31

Figure 34.5. CSEN Input Configuration in Bonded Mode

When a bonded conversion is triggered, the CSEN block will use the configured conversion type (SAR or DM) to convert the total capacitance seen at the selected input pins to a digital value one or more times. The hardware accumulator setting (CTRL\_ACU) determines how many times the input pins will be sampled and accumulated before an output word is produced. The IF\_CONV interrupt flag will be set to 1 by hardware when an output word is available in the DATA register.

**Note:** The auto-ground feature should not be used in bonded conversion mode. Software should clear CTRL\_AUTOGND to 0 when configuring CSEN for bonded conversions.

### 34.7 Output Data

Output data from the CSEN module is posted to the DATA register. The data encoding can be affected by several configuration settings.

Figure 34.6 Data Encoding for Different Resolution Settings on page 1168 shows the effect that the resolution settings (CTRL\_SARCR for SAR conversions or DMCFG\_CRMODE for DM conversions) have on the output word. In this example, only one sample is accumulated. Regardless of the resolution setting, the MSB is always presented in bit position 15.

													C	SEN	_DA	ΓA Re	giste	r													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								16 bi	t Data	a						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							14 bit	Data	a						0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						12 bit	Data	ı					0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					10 bi	t Data					0	0	0	0	0	0

Figure 34.6. Data Encoding for Different Resolution Settings

A hardware accumulator allows the CSEN block to accumulate multiple samples on the same channel for each conversion data word produced, and automatically right-shift to normalize the data to 16 bits. This is effective as a simple noise filter. The CTRL\_ACU field sets the number of samples to be accumulated from 1, 2, 4, 8, 16, 32, or 64 samples. The right-shift operation can optionally be disabled by setting CTRL\_DRSF to 1. Figure 34.7 Data Eencoding for Different Accumulator Settings on page 1168 shows the effects of the accumulator, with and without right-shifting on the output data word. In this example, the sample resolution is fixed at 12 bits, but the same principles apply to any resolution setting.




Figure 34.7. Data Eencoding for Different Accumulator Settings

When the conversion type is delta modulation (CTRL\_CONVSEL = DM) and chopping is enabled (CTRL\_CHOPEN = ENABLE), this is a special case for the output word. In this case, both the "up" and the "down" portions of the conversion must be stored. The DATA register will hold the "up" portion in the lower 16 bits and the "down" portion in the upper 16 bits as shown in Figure 34.8 Data Encoding for Delta Modulation With Chopping on page 1169.




Figure 34.8. Data Encoding for Delta Modulation With Chopping

#### 34.8 Low Frequency Noise Filter (Chopping)

The CSEN module includes a low-frequency noise filter, which is implemented internally using a chopping mechanism. Chopping is enabled by setting CTRL\_CHOPEN to ENABLE. In a normal conversion cycle (CTRL\_CHOPEN = DISABLE), the charge timing is always performed on a positive (up) ramp. When chopping is enabled, the converter will alternate between using a positive (up) and negative (down) ramp for each sample. While the absolute capacitance value contributes the same amount for an up or a down conversion, any low-frequency offset artifacts due to supply changes will have opposite polarity. Averaging the results of an "up" and a "down" conversion taken back-to-back effectively eliminataes the low-frequency offset differences.

When chopping is used with SAR type converisons, the accumulator performs the necessary averaging in hardware. The accumulator must be set to average at least two samples when chopping is enabled. Because the accumulator always works on multiples of two samples, an even number of "up" and "down" samples will be included in the average.

When chopping is used with DM type conversions, user software must maintain both an "up" and "down" portion of the baseline for the conversion separately. For this reason, the output word will contain both values when using DM conversions. In order to gain the benefits of chopping in DM mode, software should average the "up" and "down" results together.

### 34.9 Wake on Threshold and Exponential Moving Average

The CSEN module has the capability to operate in the energy-efficient EM2 or EM3 modes and autonomously wake the system when a predetermined threshold is crossed, either while doing single channel conversions or bonded channel conversions. This allows a system to monitor one or more input channels to implement low-energy "wait-for-touch" features. There are two different comparator threshold tests available for this purpose:

- Absolute used to compare data outputs with "less than or equal" or "greater than" tests against a fixed value. This is useful for applications with short sleep durations, which simply want to wake quickly if a certain condition is met.
- Relative EMA used to compare data outputs against a moving average window. This is extremely useful for applications with long-term sleep requirements. The relative comparison allows the CSEN module to adjust for slow changes in capacitance such as those due to environmental changes (temperature, supply) without waking the system.

The absolute test is used when CTRL\_CMPEN = ENABLE and CTRL\_EMACMP = DISABLE. In this mode, any output word written to the DATA register will be compared against the value in the CMPTHR register. The polarity of the comparison is configured with the CTRL\_CMPPOL field. Setting CTRL\_CMPPOL to GT means that the comparison will be true if DATA is greater than CMPTHR. Setting CTRL\_CMPPOL to LTE means that the comparison will be true if DATA is less than or equal to CMPTHR. On a true result, the IF\_CMP interrupt flag is set to 1, and any continuous conversion in progress will be halted.

The relative EMA test is used when CTRL\_EMACMP = ENABLE. In this mode, the exponential moving average (EMA) value is used to establish a low-noise average code reading. The EMA is a moving average that is re-calculated on every output data word from the converter, according to the following equation:

EMA[n] = EMA[n-1] - EMA[n-1]/N + DATA/N,

### Figure 34.9. CSEN Exponential Moving AverageCalculation

The EMA register stores the current EMA value. This register may be written by software to quickly establish a new baseline average. N in the equation above is the sample weighting of the EMA filter, and is controlled with the EMASAMPLE field. Lower values of EMASAMPLE mean less averaging, and quicker response time, while higher EMASAMPLE values will reject more noise at the expense of response time.

When relative EMA comparisons are enabled, every new sample is compared with a window around the EMA. The lower bound of this window is EMA - CMPTHR, and the upper bound of the window is EMA + CMPTHR. If the new sample written to DATA falls outside that window (lower than the lower bound or higher than the upper bound), the CMP interrupt flag is set to 1 and any continuous conversion in progress is halted. Using the EMA comparison, large jumps in the output data word will trip the comparator and wake the system, but gradual changes will not trigger false positives. Figure 34.10 Wake on Threshold With Relative EMA on page 1171shows an example of the EMA moving average filter and window.




Figure 34.10. Wake on Threshold With Relative EMA

### 34.10 Analog Adjustments

The analog front-end of the CSEN module has some additional controls that may be useful in certain applications.

#### 34.10.1 Current Reference and Gain

The internal current source used for charging the reference capacitor can be adjusted using the ANACTRL\_IREFPROG field. This adjusts the ratio of the internal reference current source vs. the external drive current source, and thereby adjusts the effective gain of the converter. The lowest gain setting is when ANACTRL\_IREFPROG = 0, and the highest is with ANACTRL\_IREFPROG = 7. The difference between the lowest and highest setting is approximately 10x. High gain gives the best sensitivity and resolution for small capacitors, such as those typically implemented as touch-sensitive PCB features. Lower gain allows for larger capacitor values to be measured. It can also be useful to lower the gain when performing bonded channel conversions.

## 34.10.2 Current Drive

The external capacitor is charged with a current-source DAC during conversions. The full scale output of the current DAC can be adjusted using the ANACTRL\_IDACIREFS field. When ANACTRL\_IDACIREFS is 0, the drive current is at its maximum setting. For ANACTRL\_IDACIREFS settings of 1-7, the drive current is reduced by a factor of ANACTRL\_IDACIREFS / 8. For most touch switch applications, the maximum (default) current drive (ANACTRL\_IDACIREFS = 0) should be used. Lower current drive may be useful when there is additional series impedance between the device pin and the capacitive sensor.

### 34.10.3 Reset (Discharge) Timing

During a conversion, the external capacitance is charged and discharged multiple times. The amount of time used for the reset (discharge) phase is controlled by the ANACTRL\_TRSTPROG field. For most touch sensitive switch applications, the fastest (default) timing should be used. Extended reset timing may be useful in applications with additional series impedance between the device pin and the capacitive sensor.

#### 34.11 DMA Interface

The CSEN module has DMA support for reads of the DATA register and writes to the DMBASELINE register. This enables the CSEN module to operate autonomously from software, either to free up software cycles during EM0 or to enable lower power operation in EM1 and EM2.

DMA transfers to and from the CSEN module are enabled by setting the CTRL\_DMAEN bit to 1. If the converter is used in SAR mode, only DMA reads (from the DATA register) are triggered. If the converter is used in delta modulation mode, both DMA reads from the DATA register and DMA writes to the DMBASELINE register are triggered.

Requests for a DATA register read occur at the end of a conversion cycle any time the CSEN module writes new output information to the DATA register. DMA may read half words (16 bits) or full words (32 bits) from the DATA register, depending on the specific CSEN configuration and the needs of the application. The CSEN module does not halt when the DMA read request is posted. It will immediately begin the next conversion. If the DMA read request is not serviced by the time the next conversion has completed, the IF\_DMAOF flag will be set to indicate an overflow event has occurred.

Requests for a data write to the DMBASELINE register occur only when using delta-modulation type conversions. The write request will be triggered at the start of a conversion, prior to the first sample comparison. The conversion will not begin until the DMA services this write request.

**Note:** If an absolute or EMA threshold interrupt is enabled when using the DMA, software must be aware that the converter will halt when the interrupt condition occurs. In this case it may be necessary to reconfigure portions of the DMA transfer before resuming conversions.

# 34.12 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CSEN_CTRL	RW	Control
0x004	CSEN_TIMCTRL	RW	Timing Control
0x008	CSEN_CMD	W1	Command
0x00C	CSEN_STATUS	R	Status
0x010	CSEN_PRSSEL	RW	PRS Select
0x014	CSEN_DATA	RWH	Output Data
0x018	CSEN_SCANMASK0	RW	Scan Channel Mask 0
0x01C	CSEN_SCANINPUTSEL0	RW	Scan Input Selection 0
0x020	CSEN_SCANMASK1	RW	Scan Channel Mask 1
0x024	CSEN_SCANINPUTSEL1	RW	Scan Input Selection 1
0x028	CSEN_APORTREQ	R	APORT Request Status
0x02C	CSEN_APORTCONFLICT	R	APORT Request Conflict
0x030	CSEN_CMPTHR	RW	Comparator Threshold
0x034	CSEN_EMA	RWH	Exponential Moving Average
0x038	CSEN_EMACTRL	RW	Exponential Moving Average Control
0x03C	CSEN_SINGLECTRL	RW	Single Conversion Control
0x040	CSEN_DMBASELINE	RW	Delta Modulation Baseline
0x044	CSEN_DMCFG	RW	Delta Modulation Configuration
0x048	CSEN_ANACTRL	RW	Analog Control
0x054	CSEN_IF	R	Interrupt Flag
0x058	CSEN_IFS	W1	Interrupt Flag Set
0x05C	CSEN_IFC	(R)W1	Interrupt Flag Clear
0x060	CSEN_IEN	RW	Interrupt Enable

# 34.13 Register Description

# 34.13.1 CSEN\_CTRL - Control

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	7	_	0
Reset		•	'	0	0	0	0	0	0	0	0	0	0	0	2	CX C	0		0×0			•	2	OXO		•	2	OXO		0	0	
Access				M	₩ M	₩ M	\ N	RW	₩ M	RW	₩ M	Z.	Z.	S.	2	<u>}</u>	RW		Z M				Š	<u>}</u>			2	<u>}</u>		₽	RW	
Name				CPACCURACY	LOCALSENS	WARMUPMODE	EMACMPEN	MXUC	AUTOGND	CHOPEN	CONVSEL	DMAEN	DRSF	CMPEN	MLS	N 0	MCEN		ACU				0	<u>۲</u>			2	<u>&gt;</u>		CMPPOL	EN	

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure c	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
28	CPACCURACY	0	RW	Charge Pump Accuracy
	This bit enables a merformance and sh			the APORT supply voltage. For the CSEN module, this bit has no effect on
	Value	Mode		Description
	0	LO		Request Low Accuracy Mode.
	1	HI		Request High Accuracy Mode.
27	LOCALSENS	0	RW	Local Sensing Enable
				The external capacitor will be charged through the CEXT signal and the fferent APORT bus on the CEXT_CSEN signal. When this bit is set to 1,
	charging and sensir			
26				
26	charging and sensir	ng are both perfo	RW	he CEXT signal.
26	charging and sensir	ng are both perfo	RW	he CEXT signal.  Select Warmup Mode for CSEN
26	charging and sensir WARMUPMODE Use this bit to keep	ng are both perform 0 the analog core	RW	he CEXT signal.  Select Warmup Mode for CSEN gardless of the conversion state.
26	charging and sensir WARMUPMODE Use this bit to keep Value	og are both performed of the analog core	RW enabled reg	he CEXT signal.  Select Warmup Mode for CSEN gardless of the conversion state.  Description  CSEN analog core is shutdown after each operation completes. The next conversion trigger will incur a delay of (3 + WARMUPCNT) CSEN
26	charging and sensir WARMUPMODE Use this bit to keep Value 0	ng are both perform 0 the analog core  Mode  NORMAL	RW enabled reg	he CEXT signal.  Select Warmup Mode for CSEN gardless of the conversion state.  Description  CSEN analog core is shutdown after each operation completes. The next conversion trigger will incur a delay of (3 + WARMUPCNT) CSEN clock cycles before the conversion begins.
	charging and sensir WARMUPMODE Use this bit to keep Value 0  1  EMACMPEN	ng are both perform 0 the analog core  Mode  NORMAL  KEEPCSEN  0 g (CMPIF) will be	RW enabled reg	Select Warmup Mode for CSEN gardless of the conversion state.  Description  CSEN analog core is shutdown after each operation completes. The next conversion trigger will incur a delay of (3 + WARMUPCNT) CSEN clock cycles before the conversion begins.  CSEN remains powered up, allowing continuous conversion  Greater and Less Than Comparison Using the Exponential Moving
	charging and sensir WARMUPMODE Use this bit to keep Value 0  1  EMACMPEN The comparator flag	ng are both perform 0 the analog core  Mode  NORMAL  KEEPCSEN  0 g (CMPIF) will be	RW enabled reg	he CEXT signal.  Select Warmup Mode for CSEN gardless of the conversion state.  Description  CSEN analog core is shutdown after each operation completes. The next conversion trigger will incur a delay of (3 + WARMUPCNT) CSEN clock cycles before the conversion begins.  CSEN remains powered up, allowing continuous conversion  Greater and Less Than Comparison Using the Exponential Moving Average (EMA) is Enabled
25	charging and sensing WARMUPMODE Use this bit to keep Value 0  EMACMPEN  The comparator flag than or equal to EM	ng are both perform  0 the analog core  Mode  NORMAL  KEEPCSEN  0 g (CMPIF) will be A-CMPTHR[8:0	RW enabled reg  IWARM  RW e set if the a ].	Select Warmup Mode for CSEN gardless of the conversion state.  Description  CSEN analog core is shutdown after each operation completes. The next conversion trigger will incur a delay of (3 + WARMUPCNT) CSEN clock cycles before the conversion begins.  CSEN remains powered up, allowing continuous conversion  Greater and Less Than Comparison Using the Exponential Moving Average (EMA) is Enabled  ccumulated result is greater than or equal to EMA+CMPTHR[8:0] or less
25	charging and sensing WARMUPMODE Use this bit to keep Value 0  EMACMPEN The comparator flag than or equal to EM MXUC	ng are both perform  0 the analog core  Mode  NORMAL  KEEPCSEN  0 g (CMPIF) will be A-CMPTHR[8:0	RW enabled reg  IWARM  RW e set if the a ].	Select Warmup Mode for CSEN gardless of the conversion state.  Description  CSEN analog core is shutdown after each operation completes. The next conversion trigger will incur a delay of (3 + WARMUPCNT) CSEN clock cycles before the conversion begins.  CSEN remains powered up, allowing continuous conversion  Greater and Less Than Comparison Using the Exponential Moving Average (EMA) is Enabled  ccumulated result is greater than or equal to EMA+CMPTHR[8:0] or less

Bit	Name	Reset	Access	Description
	1	UNC		The CSEN mux inputs unconnected.
23	AUTOGND	0	RW	CSEN Automatic Ground Enable
	included in a scar		oe ground	used channels during scan conversions. For instance, if five channels are ed while one channel is being converted. This feature should be disabled ).
	Value	Mode		Description
	0	DISABLE		Auto grounding is disabled.
	1	ENABLE		Auto grounding is enabled.
22	CHOPEN	0	RW	CSEN Chop Enable
	Enables chopping than ACC1.	g for low-frequency no	oise filterir	ng. When chopping is enabled, the ACU field must be set to a value greater
	Value	Mode		Description
	0	DISABLE		Chopping is disabled.
	1	ENABLE		Chopping is enabled.
21	CONVSEL	0	RW	CSEN Converter Select
	This bit selects be	etween SAR conversi	ons and d	lelta modulation conversions.
	Value	Mode		Description
	0	SAR		The CSEN uses the SAR method for conversions.
	1	DM		The CSEN uses the delta modulation method for conversions.
20	DMAEN	0	RW	CSEN DMA Enable Bit
				led for DATA register reads of SAR and DM conversions. DMA triggers are I conversions are performed.
	Value	Mode		Description
				,
	0	DISABLE		CSEN DMA is disabled.
	0	DISABLE ENABLE		·
19			RW	CSEN DMA is disabled.
19	1 DRSF	ENABLE		CSEN DMA is disabled. CSEN DMA is enabled.  CSEN Disable Right-Shift
19	1 DRSF	ENABLE 0		CSEN DMA is disabled. CSEN DMA is enabled.  CSEN Disable Right-Shift
19	DRSF Disables the hard	ENABLE  0  ware accumulator rig		CSEN DMA is disabled. CSEN DMA is enabled. CSEN Disable Right-Shift peration.
19	DRSF Disables the hard	ENABLE  0  ware accumulator rig  Mode		CSEN DMA is disabled. CSEN DMA is enabled.  CSEN Disable Right-Shift Deration.  Description
19	DRSF Disables the hard Value 0	ENABLE  0 lware accumulator rig  Mode  DISABLE		CSEN DMA is disabled.  CSEN DMA is enabled.  CSEN Disable Right-Shift Deration.  Description  DATA[15:0] stores the last conversion (accumulated) result.
	DRSF Disables the hard Value 0 1 CMPEN This bit enables t	ENABLE  0 Iware accumulator rig  Mode  DISABLE  ENABLE  0 the digital comparato r. When enabled, a co	pht-shift op RW r which co	CSEN DMA is disabled.  CSEN DMA is enabled.  CSEN Disable Right-Shift  Description  DATA[15:0] stores the last conversion (accumulated) result.  DATA[21:0] stores the last conversion (accumulated) result.
	DRSF Disables the hard Value 0 1 CMPEN This bit enables t CMPTHR register	ENABLE  0 Iware accumulator rig  Mode  DISABLE  ENABLE  0 the digital comparato r. When enabled, a co	pht-shift op RW r which co	CSEN DMA is disabled.  CSEN DMA is enabled.  CSEN Disable Right-Shift Deration.  Description  DATA[15:0] stores the last conversion (accumulated) result.  DATA[21:0] stores the last conversion (accumulated) result.  CSEN Digital Comparator Enable Dempares the accumulated CSEN conversions to the value stored in the

Bit	Name	Reset	Access	Description
	1	ENABLE		CSEN comparator is enabled.
17:16	STM	0x3	RW	Start Trigger Select
		of-conversion trigge ons across multiple		d. Depending on the CSEN configuration, a single trigger may result in one
	Value	Mode		Description
	0	PRS		PRS Triggering. Conversions are triggered by the PRS channel selected in PRSSEL.
	1	TIMER		Timer Triggering. Conversions are triggered by a local CSEN timer reload.
	2	START		Software Triggering. Conversions are triggered by writing a 1 to the START field of the CMD register.
15	MCEN	0	RW	CSEN Multiple Channel Enable
	This field enables CONTSGL.	bonded-channel co	onversions,	where selected channels are shorted together. Use only with CM = SGL or
	Value	Mode		Description
	0	DISABLE		Multiple channel feature is disabled.
	1	ENABLE		Selected channels are internally shorted together and the combined node is converted.
14:12	ACU	0x0	RW	CSEN Accumulator Mode Select
	This field configur	es the hardware ac	ccumulator.	
	Value	Mode		Description
	0	ACC1		Accumulate 1 sample.
	1	ACC2		Accumulate 2 sample.
	2	ACC4		Accumulate 4 sample.
	3	ACC8		Accumulate 8 sample.
	4	ACC16		Accumulate 16 sample.
	5	ACC32		Accumulate 32 sample.
	6	ACC64		Accumulate 64 sample.
11:10	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9:8	SARCR	0x0	RW	SAR Conversion Resolution.
	This field selects	the resolution of SA	AR type con	versions.
	Value	Mode	,	Description
	0	CLK10		Conversions last 10 internal CSEN clocks and are 10-bits in length.
	1	CLK12		Conversions last 12 internal CSEN clocks and are 12-bits in length.
	2	CLK14		Conversions last 14 internal CSEN clocks and are 14-bits in length.
	3	CLK16		Conversions last 16 internal CSEN clocks and are 16-bits in length.

Bit	Name	Reset	Access	Description
7:6	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5:4	CM	0x0	RW	CSEN Conversion Mode Select
	This field is used	to select a conversion	n method.	
	Value	Mode		Description
	0	SGL		Single Channel Mode: One conversion of a single channel (when MCE = 0) or set of bonded channels (when MCE = 1) per conversion trigger.
	1	SCAN		Scan Mode: Scans multiple selected channels once per conversion trigger.
	2	CONTSGL		Continuous Single Channel: Continuous conversion of a single channel (when MCE = 0) or set of bonded channels (when MCE = 1).
	3	CONTSCAN		Continuous Scan Mode: Continuously scans multiple selected channels.
3	Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	CMPPOL	0	RW	CSEN Digital Comparator Polarity Select
	This bit determin	es the polarity of the o	digital com	nparator.
	Value	Mode		Description
	0	GT		The digital comparator flag (CMPIF) is set if the conversion result is greater than the threshold.
	1	LTE		The digital comparator flag (CMPIF) is set if the conversion result is less than or equal to the threshold.
1	EN	0	RW	CSEN Enable
				nodule can be configured while disabled and then enabled when conver- cel any conversions in progress, but does not reset the configuration.
	Value	Mode		Description
	0	DISABLE		CSEN disabled.
	1	ENABLE		CSEN enabled and ready to convert. Must be done before the start trigger.
0	Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 34.13.2 CSEN\_TIMCTRL - Timing Control

Offset															Bi	t Po	sitic	on													
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	2	- 0
Reset															0	040				0	OXO										000
Access															Š	2				<u> </u>	<u> </u>										S S
Name															TWARMI IPONT					DCTOB											PCPRESC
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion															

				S 0 0
Bit	Name	Reset	Access	Description
31:18	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
17:16	WARMUPCNT	0x0	RW	Warmup Period Counter
	Configures the warms WARMUPCNT+3 CS		onverter wh	then WARMUPMODE = NORMAL. The CSEN warmup time is defined as
15:8	PCTOP	0x00	RW	Period Counter Top Value
				d counter. If CTRL_STM = TIMER, the counter counts down and a start zero. The counter is automatically reloaded from this field.
7:3	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	PCPRESC	0x0	RW	Period Counter Prescaler
	This field sets the pre	-scaler for local	CSEN time	er clock.
	Value	Mode		Description
	0	DIV1		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /1
	1	DIV2		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /2
	2	DIV4		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /4
	3	DIV8		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /8
	4	DIV16		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /16
	5	DIV32		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /32
	6	DIV64		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /64
	7	DIV128		The period counter clock frequency is LFBCLK <sub>CSEN</sub> /128

# 34.13.3 CSEN\_CMD - Command

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	•	•	•		•					•	•					0
Access																																W1
Name																																START

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
0	START	0	W1	Start Software-Triggered Conversions
	When CTRL_STM =	START, writing	a 1 to this b	oit will trigger CSEN conversions.

# 34.13.4 CSEN\_STATUS - Status

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•				•			•							•		•							•			•				0
Access																																<u>~</u>
Name																																CSENBUSY

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	CSENBUSY	0	R	Busy Flag
	This bit is set to 1	when a conversi	ion is currently	y taking place.
	Value	Mode		Description
	0	IDLE		Conversion is complete or a conversion is not currently in progress.
	1	BUSY		Conversion is in progress.

# 34.13.5 CSEN\_PRSSEL - PRS Select

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			•		•		•	•	•	•	•		•	•	•	•		•	•	•	•	•	•	•	•			•		OXO	2	
Access																														Z N		
Name																														PR.SS.RT		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	PRSSEL	0x0	RW	PRS Channel Select

Selects the PRS channel to be used as a conversion trigger when CTRL\_STM = PRS.

Value	Mode	Description
0	PRSCH0	PRS Channel 0 selected as the start trigger
1	PRSCH1	PRS Channel 1 selected as the start trigger
2	PRSCH2	PRS Channel 2 selected as the start trigger
3	PRSCH3	PRS Channel 3 selected as the start trigger
4	PRSCH4	PRS Channel 4 selected as the start trigger
5	PRSCH5	PRS Channel 5 selected as the start trigger
6	PRSCH6	PRS Channel 6 selected as the start trigger
7	PRSCH7	PRS Channel 7 selected as the start trigger
8	PRSCH8	PRS Channel 8 selected as the start trigger
9	PRSCH9	PRS Channel 9 selected as the start trigger
10	PRSCH10	PRS Channel 10 selected as the start trigger
11	PRSCH11	PRS Channel 11 selected as the start trigger

## 34.13.6 CSEN\_DATA - Output Data

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	0000000000															
Access																																
Name																\ \ \ \	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	RWH	Output Data

Output data words are written to the DATA register when sampling and accumulation for a channel have completed. Data encoding depends on the resolution, accumulator settings, and conversion type. See the chapter text for more details on data output encoding.

# 34.13.7 CSEN\_SCANMASK0 - Scan Channel Mask 0

Offset															Bi	t Po	siti	on														
0x018	31	30	29	70	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000																
Access																2	2															
Name																NETILIDININACA																

Bit	Name	Reset	Access	Description
31:0	SCANINPUTEN	0x00000000	RW	Scan Channel Mask

Scan channel mask for CSEN channels CSEN\_INPUT0 through CSEN\_INPUT31. For scan mode conversions, a '1' in any bit position will include the channel specified by SCANINPUTSEL0 in a scan. For bonded channel conversions, a '1' in any bit position includes the corresponding channel from APORT1 / BUSA in the bonded conversion. If AUTOGND = ENABLE the scan mask also determines the pins that will be grounded when inactive, for both scan and single channel conversions.

# 34.13.8 CSEN\_SCANINPUTSEL0 - Scan Input Selection 0

Offset								В	it Po	sitio	on															
0x01C	30 29 28	27	25 24	23	22 5	50	19	1 5	16	15	4	13	12	7	10	n	7	9	5	4	8 2	- O				
Reset								0x0	-						0×0							 S S				
Access			} }					W.							- W							 }				
																					ſ	<u> </u>				
Name		F 2 C C F 1 C I M 1	INFO 124 103 13E					INPUT16TO23SEL							INPUT8TO15SEL							INPO 10 10 7 SEL				
Bit	Name		Reset		Α	cces	s De	escrip	otion																	
31:28	Reserved		To ens	ure (	compa	tibilit	y with	future	e dev	ices	, alv	vays	writ	e bi	ts to	0. Mc	re in	forn	natio	n in	1.2 Co	nven-				
27:24	INPUT24TO31	SEL	0x0		R	W	CS	SEN_	INPL	JT24	I-31	Sel	ect													
	Channels chosen for CSEN_INPUT24-CSE					SEN_	_INPUT31 as referred in SCANMASK0																			
	Mode Value						Description																			
	APORT1CH0TO7 4						Se	elect A	APOF	RT1	СН	0-CH	17 as	s CS	SEN_	INPL	T24	-cs	EN_	INP	UT31					
	APORT1CH8T	O15	5				Se	lect A	APOF	RT1	СН	8-CH	H15 a	as C	SEN	_INP	UT2	4-C	SEN	_INI	PUT31					
	APORT1CH16	TO23	6				Se	elect A	APOF	RT1	CH	16-C	H23	as	CSE	N_IN	PUT:	24-0	CSEI	N_IN	NPUT31					
	APORT1CH24	TO31	7				Select APORT1 CH24-CH31 as CSEN_INPUT24-CSEN_INPUT31																			
	APORT3CH0T	O7	12				Se	Select APORT3 CH0-CH7 as CSEN_INPUT24-CSEN_INPUT31																		
	APORT3CH8T	O15	13				Se	elect A	APOF	RT3	CH	8-CH	H15 a	as C	SEN	_INP	UT2	4-C	SEN	_INI	PUT31					
	APORT3CH16	TO23	14				Se	elect A	APOF	RT3	CH	16-C	H23	as	CSE	N_IN	PUT:	24-0	CSE	N_IN	NPUT31					
	APORT3CH24	TO31	15				Se	elect A	APOF	RT3	CH2	24-C	CH31	as	CSE	N_IN	PUT:	24-0	CSEI	N_IN	NPUT31					
23:20	Reserved		To ens	ure (	compa	tibilit	y with	future	e dev	ices	, alv	vays	writ	e bi	its to	0. Mc	re in	forn	natio	n in	1.2 Co	nven-				
19:16	INPUT16TO23	SEL	0x0		R	W	CS	SEN_	INPL	JT16	6-23	Sel	ect													
	Channels chos	en for C	SEN_I	NPU	T16-C	SEN <sub>.</sub>	_INPU	T23 a	as ret	erre	d in	SC	ANM	1AS	K0											
	Mode		Value			De	escrip	tion																		
	APORT1CH0T	O7	4				Se	elect A	APOF	RT1	CH	0-CH	17 as	s CS	SEN_	INPU	T16-	-CS	EN_	INP	UT23					
	APORT1CH8T	O15	5				Se	elect A	APOF	RT1	CH	8-CH	H15 a	as C	SEN	_INP	UT1	6-C	SEN	_INI	PUT23					
	APORT1CH16	TO23	6				Se	elect A	APOF	RT1	CH	16-C	H23	as	CSE	N_IN	PUT	16-0	CSEI	N_IN	NPUT23	3				
	APORT1CH24	TO31	7				Se	lect A	APOF	RT1	CH2	24-C	CH31	as	CSE	N_IN	PUT	16-0	CSE	N_IN	NPUT23	3				
	APORT3CH0T	07	12				Se	lect A	APOF	RT3	CH	0-CH	17 as	s CS	SEN_	INPL	T16	-CS	EN_	INP	UT23					
	APORT3CH8T	O15	13				Se	lect A	APOF	RT3	CH	8-CF	H15 a	as C	SEN	_INP	UT1	6-C	SEN	_INI	PUT23					
	APORT3CH16	TO23	14				Se	lect A	APOF	RT3	CH <sup>2</sup>	16-C	H23	as	CSE	N_IN	PUT	16-0	CSEI	N_IN	NPUT23	3				
	APORT3CH24TO31 15							lect A	APOF	RT3	CH	24-C	CH31	as	CSE	N_IN	PUT	16-0	CSE	N_IN	NPUT23	23				

Bit	Name	Reset	Access	Description							
15:12	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-							
11:8	INPUT8TO15SEL	0x0	RW	CSEN_INPUT8-15 Select							
	Channels chosen for	CSEN_INPUT8-	CSEN_IN	PUT15 as referred in SCANMASK0							
	Mode	Value		Description							
	APORT1CH0TO7	4		Select APORT1 CH0-CH7 as CSEN_INPUT8-CSEN_INPUT15							
	APORT1CH8TO15	5		Select APORT1 CH8-CH15 as CSEN_INPUT8-CSEN_INPUT15							
	APORT1CH16TO23	6		Select APORT1 CH16-CH23 as CSEN_INPUT8-CSEN_INPUT15							
	APORT1CH24TO31	7		Select APORT1 CH24-CH31 as CSEN_INPUT8-CSEN_INPUT15							
	APORT3CH0T07	12		Select APORT3 CH0-CH7 as CSEN_INPUT8-CSEN_INPUT15							
	APORT3CH8TO15	13		Select APORT3 CH8-CH15 as CSEN_INPUT8-CSEN_INPUT15							
	APORT3CH16TO23	14		Select APORT3 CH16-CH23 as CSEN_INPUT8-CSEN_INPUT15							
	APORT3CH24TO31	15		Select APORT3 CH24-CH31 as CSEN_INPUT8-CSEN_INPUT15							
7:4	Reserved		npatibility v	with future devices, always write bits to 0. More information in 1.2 Conver							
		tions									
3:0	INPUT0T07SEL	0x0	RW	CSEN_INPUT0-7 Select							
3:0		0x0		CSEN_INPUT0-7 Select PUT0 as referred in SCANMASK0							
3:0		0x0									
3:0	Channels chosen for	0x0 CSEN_INPUT7-		PUT0 as referred in SCANMASK0							
3:0	Channels chosen for Mode	0x0 CSEN_INPUT7- Value		PUT0 as referred in SCANMASK0  Description							
3:0	Channels chosen for Mode  APORT1CH0T07	0x0 CSEN_INPUT7- Value 4		PUT0 as referred in SCANMASK0  Description  Select APORT1 CH0-CH7 as CSEN_INPUT0-CSEN_INPUT7							
3:0	Mode  APORT1CH0TO7  APORT1CH8TO15	0x0 CSEN_INPUT7- Value 4 5		PUT0 as referred in SCANMASK0  Description  Select APORT1 CH0-CH7 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH8-CH15 as CSEN_INPUT0-CSEN_INPUT7							
3:0	Mode APORT1CH0TO7 APORT1CH8TO15 APORT1CH16TO23	0x0 CSEN_INPUT7- Value 4 5		PUT0 as referred in SCANMASK0  Description  Select APORT1 CH0-CH7 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH8-CH15 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH16-CH23 as CSEN_INPUT0-CSEN_INPUT7							
3:0	Channels chosen for Mode  APORT1CH0TO7  APORT1CH8TO15  APORT1CH16TO23  APORT1CH24TO31	0x0 CSEN_INPUT7- Value 4 5 6		Description  Select APORT1 CH0-CH7 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH8-CH15 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH16-CH23 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH24-CH31 as CSEN_INPUT0-CSEN_INPUT7							
3:0	Channels chosen for Mode  APORT1CH0TO7  APORT1CH8TO15  APORT1CH16TO23  APORT1CH24TO31  APORT3CH0TO7	0x0 CSEN_INPUT7- Value 4 5 6 7		Description  Select APORT1 CH0-CH7 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH8-CH15 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH16-CH23 as CSEN_INPUT0-CSEN_INPUT7  Select APORT1 CH24-CH31 as CSEN_INPUT0-CSEN_INPUT7  Select APORT3 CH0-CH7 as CSEN_INPUT0-CSEN_INPUT7							

# 34.13.9 CSEN\_SCANMASK1 - Scan Channel Mask 1

31:0

**SCANINPUTEN** 

0x00000000

RW

Offset		Bit Position																												
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	4	13	12	7	10	6	∞	7	9	5	4	က	2	1 0
Reset																00000000×0														
Access																ΑW														
Name																SCANINPUTEN														
Bit	Na	me					Re	set			Acc	cess	D	esc	cript	tion														

Scan channel mask for CSEN channels CSEN\_INPUT32 through CSEN\_INPUT63. For scan mode conversions, a '1' in any bit position will include the channel specified by SCANINPUTSEL1 in a scan. For bonded channel conversions, a '1' in any bit position includes the corresponding channel from APORT3 / BUSC in the bonded conversion. If AUTOGND = ENABLE the scan mask also determines the pins that will be grounded when inactive, for both scan and single channel conversions.

Scan Channel Mask.

# 34.13.10 CSEN\_SCANINPUTSEL1 - Scan Input Selection 1

Offset								В	it Po	sitio	on											
0x024	30 33 28 28 28	27	25	23	22	20	6 6	17	16	15		5 2	7	10	n ω		9	2	4	က	0 <del>-</del> 0	
Reset	(3) (3) (4) (4)		X X		(4)	1 (1		0x0			<u> </u>	-   -		0%0	<i>"</i>   w			4,	'		0X0	_
																						_
Access			<u>}</u>					₩ ₩						- X								_
Name								INPUT48TO55SEL						INPUT40T047SEL							INPUT32TO39SEL	
Bit	Name		Reset		1	Acces	s De	escrip	otion													
31:28	Reserved		To ens tions	ure d	comp	atibilit	y with	future	e dev	ices,	alwa	ays wr	ite b	its to	0. Mc	re ir	nforn	natic	on in	1.2	Conven-	
27:24	INPUT56TO63	SEL	0x0		F	RW	CS	SEN_	INPL	JT56	-63 \$	Select										_
	Channels chos	en for C	CSEN_I	NPU <sup>.</sup>	T56-0	CSEN	_INPU	T63 a	as ref	erre	d in S	SCAN	MAS	K1								
	Mode Value					Description Select APORT1 CH0-CH7 as CSEN_INPUT56-CSEN_INPUT63																
	APORT1CH0TO7 4						Se	elect A	APOF	RT1	CH0-	-CH7 a	as C	SEN_	INPU	T56	-CS	EN_	INP	UT6	3	
	APORT1CH8T	O15	5				Se	elect A	APOF	RT1	CH8-	-CH15	as (	CSEN	_INP	UT5	6-C	SEN	_INI	PUT	63	
	APORT1CH16	APORT1CH16TO23 6					Se	elect A	APOF	RT1	CH1	6-CH2	3 as	CSE	N_INI	PUT	56-0	CSE	N_IN	NPU <sup>-</sup>	Г63	
	APORT1CH24	TO31	7				Select APORT1 CH24-CH31 as CSEN_INPUT56-CSEN_INPUT63															
	APORT3CH0T	O7	12				Select APORT3 CH0-CH7 as CSEN_INPUT56-CSEN_INPUT63															
	APORT3CH8T	O15	13				Se	elect A	APOF	RT3	CH8-	-CH15	as (	CSEN	_INP	UT5	6-C	SEN	_INI	PUT	63	
	APORT3CH16	TO23	14				Se	elect A	APOF	RT3	CH1	6-CH2	3 as	CSE	N_INI	PUT	56-0	CSE	N_IN	NPU <sup>-</sup>	Г63	
	APORT3CH24	TO31	15				Se	elect A	APOF	RT3	CH2	4-CH3	1 as	CSE	N_INI	PUT	56-0	CSE	N_IN	NPU <sup>-</sup>	Г63	
23:20	Reserved		To ens	ure o	comp	atibilit	y with	with future devices, always write bits to 0. More information in 1.2 Conven-														
19:16	INPUT48TO55	SEL	0x0		F	RW	CS	SEN_	INPL	JT48	-55 \$	Select										_
	Channels chos	en for C	CSEN_I	NPU	T48-0	CSEN.	_INPU	T55 a	as ref	erre	d in S	SCANI	MAS	K1								
	Mode		Value				Description															
	APORT1CH0T	O7	4				Se	elect A	APOF	RT1	CH0-	-CH7 a	as C	SEN_	INPU	T48	-CS	EN_	INP	UT5	5	
	APORT1CH8T		5				Select APORT1 CH8-CH15 as CSEN_INPUT48-CSEN_INPUT55															
	APORT1CH16		6				Select APORT1 CH16-CH23 as CSEN_INPUT48-CSEN_INPUT55															
	APORT1CH24		7				Select APORT1 CH24-CH31 as CSEN_INPUT48-CSEN_INPUT55															
	APORT3CH0T		12				Select APORT3 CH0-CH7 as CSEN_INPUT48-CSEN_INPUT55  Select APORT3 CH8-CH15 as CSEN_INPUT48-CSEN_INPUT55															
	APORT3CH8T		13												_							
	APORT3CH16		14									6-CH2										
	APORT3CH24TO31 15						Select APORT3 CH24-CH31 as CSEN_INPUT48-CSEN_INPUT55								Γ55							

Bit	Name	Reset A	Access	Description							
15:12	Reserved	To ensure compa	atibility w	ith future devices, always write bits to 0. More information in 1.2 Conver							
11:8	INPUT40TO47SEL	0x0 F	RW	CSEN_INPUT40-47 Select							
	Channels chosen for	CSEN_INPUT40-C	SEN_IN	PUT47 as referred in SCANMASK1							
	Mode	Value		Description							
	APORT1CH0T07	4		Select APORT1 CH0-CH7 as CSEN_INPUT40-CSEN_INPUT47							
	APORT1CH8TO15	5		Select APORT1 CH8-CH15 as CSEN_INPUT40-CSEN_INPUT47							
	APORT1CH16TO23	6		Select APORT1 CH16-CH23 as CSEN_INPUT40-CSEN_INPUT47							
	APORT1CH24TO31	7		Select APORT1 CH24-CH31 as CSEN_INPUT40-CSEN_INPUT47							
	APORT3CH0T07	12		Select APORT3 CH0-CH7 as CSEN_INPUT40-CSEN_INPUT47							
	APORT3CH8TO15	13		Select APORT3 CH8-CH15 as CSEN_INPUT40-CSEN_INPUT47							
	APORT3CH16TO23	14		Select APORT3 CH16-CH23 as CSEN_INPUT40-CSEN_INPUT47							
	APORT3CH24TO31	15		Select APORT3 CH24-CH31 as CSEN_INPUT40-CSEN_INPUT47							
7:4	Reserved	To ensure compa	atibility w	y with future devices, always write bits to 0. More information in 1.2 Conve							
3:0	INPUT32TO39SEL	0x0 F	RW	CSEN_INPUT32-39 Select							
	Channels chosen for	CSEN_INPUT32-C	SEN_IN	PUT39 as referred in SCANMASK1							
				1 0 100 do leielled ill 60/ ilvivi/telet							
	Mode	Value		Description							
	Mode APORT1CH0T07	Value 4									
				Description							
	APORT1CH0T07	4		Description Select APORT1 CH0-CH7 as CSEN_INPUT32-CSEN_INPUT39							
	APORT1CH0TO7 APORT1CH8TO15	5		Description  Select APORT1 CH0-CH7 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH8-CH15 as CSEN_INPUT32-CSEN_INPUT39							
	APORT1CH0TO7 APORT1CH8TO15 APORT1CH16TO23	4 5 6		Description  Select APORT1 CH0-CH7 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH8-CH15 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH16-CH23 as CSEN_INPUT32-CSEN_INPUT39							
	APORT1CH0TO7 APORT1CH8TO15 APORT1CH16TO23 APORT1CH24TO31	4 5 6 7		Description  Select APORT1 CH0-CH7 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH8-CH15 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH16-CH23 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH24-CH31 as CSEN_INPUT32-CSEN_INPUT39							
	APORT1CH0TO7 APORT1CH8TO15 APORT1CH16TO23 APORT1CH24TO31 APORT3CH0TO7	4 5 6 7 12		Description  Select APORT1 CH0-CH7 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH8-CH15 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH16-CH23 as CSEN_INPUT32-CSEN_INPUT39  Select APORT1 CH24-CH31 as CSEN_INPUT32-CSEN_INPUT39  Select APORT3 CH0-CH7 as CSEN_INPUT32-CSEN_INPUT39							

# 34.13.11 CSEN\_APORTREQ - APORT Request Status

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset				•	•		•				•						•			•			0	0	0	0	0	0	0	0		
Access																							~	2	2	Ж	2	22	22	2		
Name																							APORT4YREQ	APORT4XREQ	APORT3YREQ	APORT3XREQ	APORT2YREQ	APORT2XREQ	APORT1YREQ	APORT1XREQ		

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus con	nnected to APOF	RT4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus con	nnected to APOF	RT4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus con	nnected to APOF	RT3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus con	nnected to APOF	RT3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus con	nnected to APOF	RT2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus con	nnected to APOF	RT2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus con	nnected to APOF	RT1X is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus con	nnected to APOF	RT1X is be	ing requested from the APORT
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

# 34.13.12 CSEN\_APORTCONFLICT - APORT Request Conflict

Offset	Bit Position								
0x02C	33 34 55 56 57 57 57 57 57 57 57 57 57 57 57 57 57	6	8	<b>~</b>	5	4	3	2	- 0
Reset		0	0	0	0	0	0	0	·
Access		2	2	۵ م	2 2	2	2	<u>~</u>	
Name		APORT4YCONFLICT	APORT4XCONFLICT	APORT3YCONFLICT	APORT2YCONFLICT	APORT2XCONFLICT	APORT1YCONFLICT	APORT1XCONFLICT	

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YCONFLICT	0	R	1 If the Bus Connected to APORT4Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4Y is is a	also being requested by another peripheral
8	APORT4XCONFLICT	0	R	1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4X is is a	also being requested by another peripheral
7	APORT3YCONFLICT	0	R	1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3Y is is a	also being requested by another peripheral
6	APORT3XCONFLICT	0	R	1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3X is is a	also being requested by another peripheral
5	APORT2YCONFLICT	0	R	1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2Y is is a	also being requested by another peripheral
4	APORT2XCONFLICT	0	R	1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2X is is a	also being requested by another peripheral
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1Y is is a	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is a	also being requested by another peripheral
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

### 34.13.13 CSEN\_CMPTHR - Comparator Threshold

Offset															Bi	t Pc	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		000000000000000000000000000000000000000																														
Access																								2	<u>}</u>							
Name																								Ē	7 7 7 7 7							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility (	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CMPTHR	0x0000	RW	Comparator Threshold.

When CMPEN is set to 1 and EMACMPEN is cleared to 0, a greater than or less than/equal (based on CMPPOL) comparison between the DATA register and CMPTHR value. If the desired condition is met, the CMPIF flag will be set. When EMACMPEN is set to 1, a comparison window is used instead. The DATA register will be compared against EMA +/-CMPTHR. The CMPIF flag is set any time the conversion result is above (EMA + CMPTHR) or below (EMA - CMPTHR).

### 34.13.14 CSEN\_EMA - Exponential Moving Average

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	-	0
Reset		00000x0																														
Access																					מאלם											
Name																					Š	<b>₹</b> ≥										

Bit	Name	Reset	Access	Description
31:22	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21:0	EMA	0x000000	RWH	Calculated Exponential Moving Average

This register contains the current exponential moving average. The EMA is updated every time an accumulated sample is produced, according to the formula: EMA[n] = EMA[n-1] - EMA[n-1]/N + DATA/N, where N is the EMA sample weight selected by EMASAMPLE. This register can be written to initialize the average.

# 34.13.15 CSEN\_EMACTRL - Exponential Moving Average Control

Offset															Bi	t Po	sitio	on														
0x038	3	99	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	0
Reset			'		'								•	•		'			•			'			•		'				0X0	
Access																															\ N	
Name																															EMASAMPLE	
Bit	Na	ame					Re	set			Ac	ces	s I	Des	crip	tion																
31:3	R	eser	ved				To tior		ure	com	pati	bility	v wit	h fu	ture	devi	ces	, alv	vay:	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Col	nver	1-
2:0	Εľ	MAS	AMF	LE			0x0	)			RW	/	ı	EM <i>A</i>	\ Sa	mpl	e W	eigl	ht													
	Tł	nis fi	eld s	peci	ifies	the	sam	nple	wei	ghti	ng (l	V) fo	or th	e ex	pon	entia	al m	ovir	ng a	vera	ge f	ilter										
	Va	alue					Мо	de					ı	Des	cript	ion																_
	0						W1						ı	EMA	we	ight	(N)	is 1														_
	1						W2	2					ı	EMA	we	ight	(N)	is 2														
	2						W4	-					ı	EMA	we	ight	(N)	is 4														
	3						W8	3					ı	EMA	we	ight	(N)	is 8														
	4						W1	6					l	EMA	we	ight	(N)	is 1	6.													
	5						W3	32					I	EMA	we	ight	(N)	is 3	2.													
	6						W6	64					I	EMA	we	ight	(N)	is 6	4.													

# 34.13.16 CSEN\_SINGLECTRL - Single Conversion Control

0x03C	Offset															Bi	t Pc	siti	on														
Access &	0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	æ	7	9	5	4	က	2	_	0
	Reset			•		•		•			•		•	•	•		•		•	•	•	•		•		0x00		•			•		•
Name	Access																									₩ M							
	Name																									SINGLESEL							

					SING	
Bit	Name	Reset	Access	Description		
31:11	Reserved	To ensure c	ompatibility v	vith future devices, always write b	its to 0. More information in	1.2 Conven-
10:4	SINGLESEL	0x00	RW	Single Channel Input Select		
	This field selects th	e channel to be	sampled for	single channel conversions.		
	Mode	Value		Description		
	APORT1XCH0	32		Select APORT1XCH0		
	APORT1YCH1	33		Select APORT1YCH1		
	APORT3XCH0	96		Select APORT3XCH0		
	APORT3YCH1	97		Select APORT3YCH1		
3:0	Reserved	To ensure c	ompatibility v	vith future devices, always write b	its to 0. More information in	1.2 Conven-

# 34.13.17 CSEN\_DMBASELINE - Delta Modulation Baseline

Offset															Bi	t Pc	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		0000x0																														
Access								<u>}</u>	<u>}</u>															Š	È							
Name									ASELINED																(							

Bit	Name	Reset	Access	Description
31:16	BASELINEDN	0x0000	RW	Delta Modulator Integrator Initial Value
	When CHOPEN = EN	NABLE, this field	is used to	initialize the ramp-down integrator. Unused if CHOPEN = DISABLE.
15:0	BASELINEUP	0x0000	RW	Delta Modulator Integrator Initial Value
	This field is used to in	nitialize the integ	rator. Whe	n CHOPEN = ENABLE, this field is used for the ramp-up integrator.

# 34.13.18 CSEN\_DMCFG - Delta Modulation Configuration

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	9	6	8	7	9	5	4	က	2	-	0
Reset				0							2	OXO		2	OXO							2	OXO						0x0			
Access				₽							2	È		2	<u>}</u>							<u>}</u>	<u>}</u>						8			
Name				DMGRDIS											צ ט צ								ב ב						DMG			
Rit	Ma	ma					D.	ent			٨٥	000		Daa	orin	tion																

	DMC		C.R.	DMC		D	DM
Bit	Name	Reset	Access	s Descriptior	1		
31:29	Reserved	To ensure contions	mpatibility	with future dev	vices, always wr	ite bits to 0. Moi	re information in 1.2 Conven-
28	DMGRDIS	0	RW	Delta Modu	lation Gain Ste	p Reduction D	isable
	If this bit set, the integration of the gain step is divided					DMG. Otherwise	, at the end of each cycle, the
27:22	Reserved	To ensure col	mpatibility	with future dev	vices, always wr	ite bits to 0. Moi	re information in 1.2 Conven-
21:20	CRMODE	0x0	RW	Delta Modu	lator Conversi	on Resolution.	
	This field selects the	resolution for DI	M convers	sions.			
	Value	Mode		Description			
	0	DM10		10-bit delta	modulator		
	1	DM12		12-bit delta	modulator		
	2	DM14		14-bit delta	modulator		
	3	DM16		16-bit delta	modulator		
19:16	DMCR	0x0	RW	Delta Modu	lator Conversi	on Rate	
							the case of DMCR = 0, the ned by the DMR field.
15:12	Reserved	To ensure contions	mpatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in 1.2 Conven-
11:8	DMR	0x0	RW	Delta Modu	lator Gain Red	uction Interval	
							etting. For DMR = 0, 64 tests be performed per cycle.
7:0	DMG	0x00	RW	Delta Modu	lator Gain Step	)	
	This field sets the in resolution selected to		e (the "de	lta") for the delt	a modulator. Th	is field represer	nts a number of codes at the

# 34.13.19 CSEN\_ANACTRL - Analog Control

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset					'	•		<u>'</u>	•		0X0			'		<u>'</u>		•		'			0X0				0x7			'	•	
Access											¥ M												Z N				Ŋ.					
Name											TRSTPROG												IDACIREFS				IREFPROG					
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																

			TRS		IDA		RE	
Bit	Name	Reset	Access	s Description				
31:23	Reserved	To ensure tions	compatibility	with future devices, always write	bits to 0. Mo	re in	formation in	1.2 Conven-
22:20	TRSTPROG	0x0	RW	Reset Timing				
	This field adjusts the creased for larger va			scharge the external capacitor du	ring a conve	rsior	n. Reset tim	ing is in-
19:11	Reserved	To ensure tions	compatibility	with future devices, always write	bits to 0. Mo	re in	formation in	1.2 Conven-
10:8	IDACIREFS	0x0	RW	Current DAC and Reference	Current Sca	ile		
				N block. This directly affects the c s used. For IDACIREFS = 1 to 7,				
7	Reserved	To ensure tions	compatibility	with future devices, always write	bits to 0. Mo	re in	formation in	1.2 Conven-
6:4	IREFPROG	0x7	RW	Reference Current Control.				
				rrent source that charges the inter s allow for more precise measure				
3:0	Reserved	To ensure tions	compatibility	with future devices, always write	bits to 0. Mo	re in	formation in	1.2 Conven-

# 34.13.20 CSEN\_IF - Interrupt Flag

Offset															Ві	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				'	'	'								•	'	'	•									<u>'                                    </u>		0	0	0	0	0
Access																												22	22	22	22	œ
Name																												APORTCONFLICT	DMAOF	EOS	CONV	CMP

Bit	Name	Reset	Access	Description							
31:5	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
4	APORTCONFLICT	0	R	APORT Conflict Interrupt Flag							
	1 if any of the BUSes	being requeste	d by the CS	SEN are also being requested by another peripheral							
3	DMAOF	0	R	DMA Overflow Interrupt Flag.							
	When DMAEN is 1, to completes.	nis flag will be so	et to 1 by h	ardware if DMA does not read the DATA register and a new conversion							
2	EOS	0	R	End of Scan Interrupt Flag.							
	This flag is set to 1 at	the end of a sc	an cycle, a	fter all channels have been converted.							
1	CONV	0	R	Conversion Done Interrupt Flag							
	This flag is set to 1 w	hen a data conv	ersion is c	omplete and the result has been posted to DATA.							
0	CMP	0	R	Digital Comparator Interrupt Flag							
	This flag is set to 1 when a CSEN comparator event has happened.										

# 34.13.21 CSEN\_IFS - Interrupt Flag Set

Offset															Ві	it Po	ositi	on														
0x058	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	7	_	0
Reset		'			'	'								•	'	•	'							'			•	0	0	0	0	0
Access																												W1	W1	W	W1	M
Name																												APORTCONFLICT	DMAOF	EOS	CONV	CMP

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	APORTCONFLICT	0	W1	Set APORTCONFLICT Interrupt Flag
	Write 1 to set the AP	ORTCONFLICT	interrupt fla	ag
3	DMAOF	0	W1	Set DMAOF Interrupt Flag
	Write 1 to set the DM	AOF interrupt fla	ng	
2	EOS	0	W1	Set EOS Interrupt Flag
	Write 1 to set the EO	S interrupt flag		
1	CONV	0	W1	Set CONV Interrupt Flag
	Write 1 to set the CO	NV interrupt flag		
0	CMP	0	W1	Set CMP Interrupt Flag
	Write 1 to set the CM	P interrupt flag		

# 34.13.22 CSEN\_IFC - Interrupt Flag Clear

Offset	Bit Position			
0x05C	1     1 <th>က</th> <th>7 7</th> <th>0</th>	က	7 7	0
Reset	0	0	0 0	0
Access	(R)W1	(R)W1	(R)W1	(R)W1
Name	APORTCONFLICT	DMAOF	EOS	CMP

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	APORTCONFLICT	0	(R)W1	Clear APORTCONFLICT Interrupt Flag
	Write 1 to clear the A rupt flags (This feature			flag. Reading returns the value of the IF and clears the corresponding interior in MSC.).
3	DMAOF	0	(R)W1	Clear DMAOF Interrupt Flag
	Write 1 to clear the D (This feature must be			ing returns the value of the IF and clears the corresponding interrupt flags .
2	EOS	0	(R)W1	Clear EOS Interrupt Flag
	Write 1 to clear the E feature must be enab			returns the value of the IF and clears the corresponding interrupt flags (This
1	CONV	0	(R)W1	Clear CONV Interrupt Flag
	Write 1 to clear the C (This feature must be			g returns the value of the IF and clears the corresponding interrupt flags .
0	CMP	0	(R)W1	Clear CMP Interrupt Flag
	Write 1 to clear the C (This feature must be			returns the value of the IF and clears the corresponding interrupt flags .

# 34.13.23 CSEN\_IEN - Interrupt Enable

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	7	_	0
Reset		'	'		'						'					'					<u>'</u>				'		'	0	0	0	0	0
Access																												₩.	₩ M	RW	Z M	₩ W
Name																												APORTCONFLICT	DMAOF	EOS	CONV	CMP

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	APORTCONFLICT	0	RW	APORTCONFLICT Interrupt Enable
	Enable/disable the Al	PORTCONFLIC	Γ interrupt	
3	DMAOF	0	RW	DMAOF Interrupt Enable
	Enable/disable the D	MAOF interrupt		
2	EOS	0	RW	EOS Interrupt Enable
	Enable/disable the E	OS interrupt		
1	CONV	0	RW	CONV Interrupt Enable
	Enable/disable the C	ONV interrupt		
0	CMP	0	RW	CMP Interrupt Enable
	Enable/disable the C	MP interrupt		

## 35. Revision History

#### Revision 1.0

March. 2018

- Figure 4.3 System Address Space With Peripheral Listing on page 47: Fixed to show all peripheral mappings.
- 7.5.20 MSC\_BOOTLOADERCTRL Bootloader Read and Write Enable, Write Once Register: Corrected descriptions of BLWDIS and BLRDIS.
- 7.3.2 Lock Bits (LB) Page Description: Added details about ALW bit 31.
- 9.3.3 Power-On Reset (POR): Clarification of Power-On Reset supply connection (AVDD) and threshold (1.2V).
- Added information about analog peripheral power connections and VDDX ANA supply rail throughout document.
- Added information about IOVDD and AVDD restrictions on analog input signals throughout document.
- 10.3.11 Brown Out Detector (BOD): Included missing BOD details in paragraph.
- Table 10.2 EMU Energy Mode Overview on page 231: Added LESENSE row and footnote for GPIO Pin State Retention in EM4 modes.
- 10.3.5.1 Bypass Mode: Added information on when bypass mode can be used and how to do so.
- 10.3.9.1 EM01 Voltage Scaling: Clarification of reset effects on voltage scaling operations in progress.
- 10.3.12 Voltage Monitor (VMON): Added note about VMON hystereis and riding/falling thresholds.
- 11. CMU Clock Management Unit: Removed erroneous information about DPLL.
- 11.3.2.4 HFXO Configuration: Clarified steady state timeout and state transition to ready.
- 11.3.2.5 LFXO Configuration: Added recommendations for GAIN setting.
- 15.3.1.3 Configurable PRS Logic: Clarified ANDNEXT and ORPREV behavior for first and last PRS channels.
- 15.3.2 Producers: Added more detail about GPIO producer source.
- 15.3.5 DMA Request on PRS: Fixed incorrect bit / register names and clarified signals for DMA are PRSRQE0 and PRSREQ1.
- 26.3.17 ADC Programming Model: Added note about changing to ASYNC clock mode with KEEPADCWARM.

#### Revision 0.5

January 17th, 2017

Initial release.

# Appendix 1. Abbreviations

This section lists abbreviations used in this document.

Table 1.1. Abbreviations

Abbreviation	Description
ADC	Analog to Digital Converter
AES	Advanced Encryption Standard
AFC	Automatic Frequency Control
AGC	Automatic Gain Control
АНВ	AMBA Advanced High-performance Bus. AMBA is short for "Advanced Microcontroller Bus Architecture".
APB	AMBA Advanced Peripheral Bus. AMBA is short for "Advanced Microcontroller Bus Architecture".
APC	Automatic Power Control
ASK	Amplitude Shift Keying
BLE	Bluetooth Low Energy
BLE-LR	Bluetooth Low Energy Long Range
BR	Baud Rate
BT	Bandwidth Time product
BUFC	Buffer Controller
BW	Bandwidth
CBC	Cipher Block Chaining (AES mode of operation)
CBC-MAC	Cipher Block Chaining - Message Authentication Code (AES mode of operation)
CC	Compare / Capture
CCA	Clear Channel Assessment
CFB	Cipher Feedback (AES mode of operation)
CHF	Channel Filter
CLK	Clock
CM3	ARM Cortex-M3
CM4	ARM Cortex-M4
CMD	Command
CMU	Clock Management Unit
CRC	Cyclic Redundancy Check
CTR	Counter mode (AES mode of operation)
CTRL	Control
DBG	Debug
DC	Direct Current
DEC	Decimator
DEMOD	Demodulator

DSA         Detection of Signal Arrival           DSSS         Direct Sequence Spread Spectrum           ECB         Electronic Code Book (AES mode of operation)           EFR32         Wireless Gecko           EM         Energy Mode           EMU         Energy Mode           EMU         Energy Management Unit           FEC         Forward Error Correction           FIR         Finite Impulse Response           FRC         Frame Controller           FSK         Frequency Shift Keying           GFSK         Gaussian Frequency Shift Keying           GMSK         Gaussian Frequency Shift Keying           GPIO         General Purpose Input / Output           HFRCO         High Frequency RC Oscillator           HW         Hardware           Hz         Hertz           IF         Interrupt Service Routine           LERCO         Low Frequency RC Oscillator           LFRO         Low Frequency RC Oscillator	Abbreviation	Description
ECB         Electronic Code Book (AES mode of operation)           EFR32         Wireless Gecko           EM         Energy Mode           EMU         Energy Mode           FEC         From Controller           FIR         Finite impuise Response           FRC         Frame Controller           FSK         Frequency Shift Keying           GMSK         Gaussian Minimum Shift Keying           HFCO         High Frequency RC Oscillator           HFX         High Frequency Crystal Oscillator           HV         Hardware           Hz         Hertz           IF         Intermediate Frequency           ISR         Interrupt Service Routine           LFRO         Low Frequency Crystal Oscillator           LFXO         Low Frequency Crystal Oscillator </td <td>DSA</td> <td>Detection of Signal Arrival</td>	DSA	Detection of Signal Arrival
EFR32 Wireless Gecko  EM Energy Mode  EMU Energy Mode  EMU Energy Management Unit  FEC Forward Error Correction  FIR Finite Impulse Response  FIR Finite Impulse Response  FRC Frame Controller  FSK Frequency Shift Keying  GFSK Gaussian Frequency Shift Keying  GMSK Gaussian Frequency Shift Keying  GPIO General Purpose Input / Output  HFRCO High Frequency RC Oscillator  HFKX Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFRCO Low Frequency RC Oscillator  LFRCO Low Frequency RO Socillator  LFRCO Low Frequency RO Socillator  LFRCO Low Frequency RC Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MODD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Voctor Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER	DSSS	Direct Sequence Spread Spectrum
EM Energy Mode  EMU Energy Management Unit  FEC Forward Error Correction  FIR Finite Impulse Response  FRC Frame Controller  FSK Frequency Shift Keying  GFSK Gaussian Frequency Shift Keying  GMSK Gaussian Minimum Shift Keying  GPIO General Purpose Input / Output  HFRCO High Frequency Crystal Oscillator  HFXO High Frequency Crystal Oscillator  HFX Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Serquency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	ECB	Electronic Code Book (AES mode of operation)
EMU Energy Management Unit FEC Forward Error Correction FIR Finite Impulse Response FRC Frame Controller FSK Frequency Shift Keying GFSK Gaussian Frequency Shift Keying GMSK Gaussian Minimum Shift Keying GPIO General Purpose Input / Output HFRCO High Frequency RC Oscillator HFXO High Frequency Crystal Oscillator HFXO High Frequency Crystal Oscillator HW Hardware Hz Hertz IF Intermediate Frequency ISR Interrupt Service Routine LFRCO Low Frequency Crystal Oscillator LFXO Low Frequency Crystal Oscillator LFXO Low Frequency Crystal Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency Crystal Oscillator LFXO Low Frequency Crystal Oscillator LFXO Low Modulator MODEM Modulator and Demodulator MSK Minimum Shift Keying NRZ Non Return to Zero NVIC Nested Vector Interrupt Controller OFB Output Feedback Mode (AES mode of operation) OOK On Off Keying OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio PA Power Amplifier PD Power Down PHY Physical Layer PROTIMER	EFR32	Wireless Gecko
FEC Forward Error Correction  FIR Finite Impulse Response  FRC Frame Controller  FSK Frequency Shift Keying  GFSK Gaussian Frequency Shift Keying  GMSK Gaussian Minimum Shift Keying  GPIO General Purpose Input / Output  HFRCO High Frequency Coscillator  HFRO High Frequency Crystal Oscillator  HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  ORPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Down  PHY Physical Layer  PROTIMER Protocol Timer	EM	Energy Mode
FIR Finite Impulse Response  FRC Frame Controller  FSK Frequency Shift Keying  GFSK Gaussian Frequency Shift Keying  GMSK Gaussian Frequency Shift Keying  GMSK Gaussian Minimum Shift Keying  GPIO General Purpose Input / Output  HFRCO High Frequency RC Oscillator  HFRCO High Frequency RC Oscillator  HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LINA Low Noise Amplifier  LO Load Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  ORPSK Offset Quadrature Phase Shift Keying  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	EMU	Energy Management Unit
FRC Frame Controller  FSK Frequency Shift Keying  GFSK Gaussian Frequency Shift Keying  GMSK Gaussian Minimum Shift Keying  GPIO General Purpose Input / Output  HFRCO High Frequency RC Oscillator  HFXO High Frequency Crystal Oscillator  HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LONA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OGPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	FEC	Forward Error Correction
FSK Frequency Shift Keying  GFSK Gaussian Frequency Shift Keying  GMSK Gaussian Minimum Shift Keying  GPIO General Purpose Input / Output  HFRCO High Frequency RC Oscillator  HFXO High Frequency Crystal Oscillator  HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency Crystal Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Frequency RC Oscillator  LFXO Low Frequency RC Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	FIR	Finite Impulse Response
GFSK Gaussian Frequency Shift Keying GMSK Gaussian Minimum Shift Keying GPIO General Purpose Input / Output HFRCO High Frequency RC Oscillator HFXO High Frequency Crystal Oscillator HW Hardware Hz Hertz IF Intermediate Frequency ISR Interrupt Service Routine LFRCO Low Frequency Crystal Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency RC Oscillator LFXO Low Noise Amplifier LO Local Oscillator MOD Modulator MODEM Modulator and Demodulator MSK Minimum Shift Keying NRZ Non Return to Zero NVIC Nested Vector Interrupt Controller OFB Output Feedback Mode (AES mode of operation) OOK On Off Keying OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio PA Power Amplifier PD Power Down PHY Physical Layer PROTIMER Protocol Timer	FRC	Frame Controller
GMSK Gaussian Minimum Shift Keying GPIO General Purpose Input / Output HFRCO High Frequency RC Oscillator HFXO High Frequency Crystal Oscillator HW Hardware Hz Hertz IF Intermediate Frequency ISR Interrupt Service Routine LFRCO Low Frequency Crystal Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency RC Oscillator LFXO Low Frequency Crystal Oscillator LNA Low Noise Amplifier LO Local Oscillator MOD Modulator MODEM Modulator and Demodulator MSK Minimum Shift Keying NRZ Non Return to Zero NVIC Nested Vector Interrupt Controller OFB Output Feedback Mode (AES mode of operation) OOK On Off Keying OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio PA Power Amplifier PD Power Down PHY Physical Layer PROTIMER Protocol Timer	FSK	Frequency Shift Keying
GPIO General Purpose Input / Output  HFRCO High Frequency RC Oscillator  HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency Crystal Oscillator  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	GFSK	Gaussian Frequency Shift Keying
HFRCO High Frequency RC Oscillator  HFXO High Frequency Crystal Oscillator  HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency Crystal Oscillator  LFXO Low Frequency Crystal Oscillator  LFXO Low Serguency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	GMSK	Gaussian Minimum Shift Keying
HFXO High Frequency Crystal Oscillator HW Hardware Hz Hertz IF Intermediate Frequency ISR Interrupt Service Routine LFRCO Low Frequency RC Oscillator LFXO Low Frequency Crystal Oscillator LFXO Low Noise Amplifier LO Local Oscillator MOD Modulator MODEM Modulator and Demodulator MSK Minimum Shift Keying NRZ Non Return to Zero NVIC Nested Vector Interrupt Controller OFB Output Feedback Mode (AES mode of operation) OOK On Off Keying OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio PA Power Down PHY Physical Layer PROTIMER Protocol Timer	GPIO	General Purpose Input / Output
HW Hardware  Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	HFRCO	High Frequency RC Oscillator
Hz Hertz  IF Intermediate Frequency  ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	HFXO	High Frequency Crystal Oscillator
IF Intermediate Frequency ISR Interrupt Service Routine LFRCO Low Frequency RC Oscillator LFXO Low Frequency Crystal Oscillator LNA Low Noise Amplifier LO Local Oscillator MOD Modulator MODEM Modulator MSK Minimum Shift Keying NRZ Non Return to Zero NVIC Nested Vector Interrupt Controller OFB Output Feedback Mode (AES mode of operation) OOK On Off Keying OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio PA Power Amplifier PD Power Down PHY Physical Layer PROTIMER Protocol Timer	HW	Hardware
ISR Interrupt Service Routine  LFRCO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	Hz	Hertz
LFRCO Low Frequency RC Oscillator  LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	IF	Intermediate Frequency
LFXO Low Frequency Crystal Oscillator  LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	ISR	Interrupt Service Routine
LNA Low Noise Amplifier  LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	LFRCO	Low Frequency RC Oscillator
LO Local Oscillator  MOD Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	LFXO	Low Frequency Crystal Oscillator
MODEM Modulator  MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	LNA	Low Noise Amplifier
MODEM Modulator and Demodulator  MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	LO	Local Oscillator
MSK Minimum Shift Keying  NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	MOD	Modulator
NRZ Non Return to Zero  NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	MODEM	Modulator and Demodulator
NVIC Nested Vector Interrupt Controller  OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	MSK	Minimum Shift Keying
OFB Output Feedback Mode (AES mode of operation)  OOK On Off Keying  OQPSK Offset Quadrature Phase Shift Keying  OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	NRZ	Non Return to Zero
OOK On Off Keying OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio PA Power Amplifier PD Power Down PHY Physical Layer PROTIMER Protocol Timer	NVIC	Nested Vector Interrupt Controller
OQPSK Offset Quadrature Phase Shift Keying OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	OFB	Output Feedback Mode (AES mode of operation)
OSR Over-Sampling Ratio  PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	OOK	On Off Keying
PA Power Amplifier  PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	OQPSK	Offset Quadrature Phase Shift Keying
PD Power Down  PHY Physical Layer  PROTIMER Protocol Timer	OSR	Over-Sampling Ratio
PHY Physical Layer PROTIMER Protocol Timer	PA	Power Amplifier
PROTIMER Protocol Timer	PD	Power Down
	PHY	Physical Layer
PRS Peripheral Reflex System	PROTIMER	Protocol Timer
	PRS	Peripheral Reflex System

Abbreviation	Description
PWM	Pulse Width Modulation
RAC	Radio Controller
RAM	Random Access Memory
RF	Radio Frequency
RMU	Reset Management Unit
RSM	Radio State Machine
RSSI	Received Signal Strength Indicator
RTC	Real Time Counter
RX	Receive
SEQ	Radio Sequencer
SPI	Serial Peripheral Interface
SRC	Sample Rate Converter
STIMER	Sequencer Timer
SW	Software
SYNTH	Synthesizer
TX	Transmit
WOR	Wake On Radio
XTAL	Crystal





loT Portfolio www.silabs.com/loT



**SW/HW**www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701