## RMPA2265

Dual Band WCDMA Power Edge ${ }^{\text {TM }}$ Power Amplifier Module 1850 to 1910 MHz and 1920 to 1980 MHz

## Features

$\square$ Single positive-supply operation and low power and shutdown modes

- 42\% WCDMA efficiency at +28 dBm average output power 1920-1980 MHz

■ 39\% WCDMA efficiency at 27.5 dBm average output power $1850-1910 \mathrm{MHz}$

- Meets UMTS/WCDMA performance requirements in both UMTS bands
- Meets HSDPA performance requirements
- Compact Lead-free compliant LCC package(3.0 $\times 3.0 \times 1.0 \mathrm{~mm}$ nominal)
- Internally matched to 50 Ohms and DC blocked RF input/output


## General Description

The RMPA2265 power amplifier module (PAM) is designed for WCDMA/HSDPA applications in both the 1850-1910 and 19201980 MHz bands. The 2 stage PAM is internally matched to 50 Ohms to minimize the use of external components and features a low-power mode to reduce standby current and DC power consumption during peak phone usage. High power-added efficiency and excellent linearity are achieved using Fairchild's InGaP/GaAs Heterojunction Bipolar Transistor (HBT) process.

## Device



Functional Block Diagram
(Top View)


## Absolute Ratings ${ }^{1}$

| Symbol | Parameter | Ratings | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}$ | Supply Voltages | 5.0 | V |
| $\mathrm{~V}_{\text {ref }}$ | Reference Voltage | 2.6 to 3.5 | V |
| $\mathrm{~V}_{\text {mode }}$ | Power Control Voltage | 3.5 | V |
| $\mathrm{P}_{\mathrm{IN}}$ | RF Input Power | +10 | dBm |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note:

1. No permanent damage with only one parameter set at extreme limit. Other parameters set to typical values.

Electrical Characteristics (1920 to 1980 MHz) ${ }^{1}$

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f | Operating Frequency | 1920 |  | 1980 | MHz |  |
| WCDMA Operation |  |  |  |  |  |  |
| Gp | Power Gain | 26 | 28 |  | dB | $\mathrm{Po}=+28 \mathrm{dBm}, \mathrm{Vmode}=0 \mathrm{~V}$ |
|  |  |  | 26 |  | dB | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
| Po | Linear Output Power | 28 |  |  | dBm | $V \mathrm{mode}=0 \mathrm{~V}$ |
|  |  | 16 |  |  | dBm | $V$ mode $\geq 2.0 \mathrm{~V}$ |
| PAEd | PAEd (digital) @ +28dBm |  | 42 |  | \% | $V \mathrm{mode}=0 \mathrm{~V}$ |
|  | PAEd (digital) @ +16dBm |  | 9 |  | \% | $V$ mode $\geq 2.0 \mathrm{~V}$ |
|  | PAEd (digital) @ +16dBm |  | 25 |  | \% | V mode $\geq 2.0 \mathrm{~V}, \mathrm{Vcc}=1.4 \mathrm{~V}$ |
| Itot | High Power Total Current |  | 440 |  | mA | $\mathrm{Po}=+28 \mathrm{dBm}, \mathrm{Vmode}=0 \mathrm{~V}$ |
|  | Low Power Total Current |  | 120 |  | mA | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
|  | Adjacent Channel Leakage Ratio |  |  |  |  | WCDMA Modulation 3GPP 3.2 03-00 DPCCH+1 DCDCH |
| ACLR1 | $\pm 5.00 \mathrm{MHz}$ Offset 1920-1980MHz |  | -40 |  | dBc | $\mathrm{Po}=+28 \mathrm{dBm}, \mathrm{Vmode}=0 \mathrm{~V}$ |
|  |  |  | -42 |  | dBc | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
| ACLR2 | $\begin{aligned} & \pm 10.00 \mathrm{MHz} \text { Offset } \\ & 1920-1980 \mathrm{MHz} \end{aligned}$ |  | -54 |  | dBc | $\mathrm{Po}=+28 \mathrm{dBm}, \mathrm{V}$ mode $=0 \mathrm{~V}$ |
|  |  |  | -66 |  | dBc | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
| General Characteristics |  |  |  |  |  |  |
| VSWR | Input Impedance |  | 2.0:1 |  |  |  |
| NF | Noise Figure |  | 4 |  | dB |  |
| Rx No | Receive Band Noise Power |  | -142 |  | $\begin{gathered} \mathrm{dBm} / \\ \mathrm{Hz} / \end{gathered}$ | $\mathrm{Po} \leq+28 \mathrm{dBm}, 2110$ to 2170 MHz |
| 2fo - 5fo | Harmonic Suppression ${ }^{3}$ |  |  | -50 | dBc | Po $\leq+28 \mathrm{dBm}$ |
| S | Spurious Outputs ${ }^{2,3}$ |  |  | -60 | dBc | Load VSWR $\leq 5.0: 1$ |
|  | Ruggedness with Load Mismatch ${ }^{3}$ |  |  | 10:1 |  | No permanent damage |
| Tc | Case Operating Temperature | -30 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| DC Characteristics |  |  |  |  |  |  |
| Iccq | Quiescent Current |  | 45 |  | mA | Vmode $\geq 2.0 \mathrm{~V}$ |
| Iref | Reference Current |  | 5 |  | mA | Po $\leq+28 \mathrm{dBm}$ |
| Icc(off) | Shutdown Leakage Current |  | 1 | 5 | $\mu \mathrm{A}$ | No applied RF signal |

## Notes:

1. All parameters met at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+3.4 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.85 \mathrm{~V}$ and load $\mathrm{VSWR} \leq 1.2: 1$, unless otherwise noted.
2. All phase angles.
3. Guaranteed by design.

Electrical Characteristics (1850 to 1910 MHz) ${ }^{1}$

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f | Operating Frequency | 1850 |  | 1910 | MHz |  |
| WCDMA Operation |  |  |  |  |  |  |
| Gp | Power Gain | 26 | 28 |  | dB | $\mathrm{Po}=+27.5 \mathrm{dBm}, \mathrm{Vmode}=0 \mathrm{~V}$ |
|  |  |  | 26 |  | dB | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
| Po | Linear Output Power | 27.5 |  |  | dBm | V mode $=0 \mathrm{~V}$ |
|  |  | 16 |  |  | dBm | Vmode $\geq 2.0 \mathrm{~V}$ |
| PAEd | PAEd (digital) @ +27.5dBm |  | 39 |  | \% | Vmode $=0 \mathrm{~V}$ |
|  | PAEd (digital) @ +16dBm |  | 9 |  | \% | Vmode $\geq 2.0 \mathrm{~V}$ |
|  | PAEd (digital) @ +16dBm |  | 25 |  | \% | Vmode $\geq 2.0 \mathrm{~V}, \mathrm{Vcc}=1.4 \mathrm{~V}$ |
| Itot | High Power Total Current |  | 420 |  | mA | $\mathrm{Po}=+27.5 \mathrm{dBm}, \mathrm{Vmode}=0 \mathrm{~V}$ |
|  | Low Power Total Current |  | 120 |  | mA | $\mathrm{Po}=+16 \mathrm{dBm}$, Vmode $\geq 2.0 \mathrm{~V}$ |
|  | Adjacent Channel Leakage Ratio |  |  |  |  | WCDMA Modulation 3GPP 3.2 03-00 DPCCH+1 DCDCH |
| ACLR1 | $\begin{array}{\|l\|} \hline \pm 5.00 \mathrm{MHz} \text { Offset } \\ 1850-1910 \mathrm{MHz} \end{array}$ |  | -40 |  | dBc | $\mathrm{Po}=+27.5 \mathrm{dBm}, \mathrm{Vmode}=0 \mathrm{~V}$ |
|  |  |  | -42 |  | dBc | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
| ACLR2 | $\pm 10.00 \mathrm{MHz}$ Offset 1850-1910MHz |  | -54 |  | dBc | $\mathrm{Po}=+27.5 \mathrm{dBm}$, Vmode $=0 \mathrm{~V}$ |
|  |  |  | -66 |  | dBc | $\mathrm{Po}=+16 \mathrm{dBm}, \mathrm{Vmode} \geq 2.0 \mathrm{~V}$ |
| General Characteristics |  |  |  |  |  |  |
| VSWR | Input Impedance |  | 2.0:1 |  |  |  |
| NF | Noise Figure |  | 4 |  | dB |  |
| Rx No | Receive Band Noise Power |  | -139 |  | $\mathrm{dBm} / \mathrm{Hz}$ | Po $\leq+27.5 \mathrm{dBm}, 1930$ to 1990 MHz |
| 2fo - 5fo | Harmonic Suppression ${ }^{3}$ |  |  | -50 | dBc | $\mathrm{Po} \leq+27.5 \mathrm{dBm}$ |
| S | Spurious Outputs ${ }^{2,3}$ |  |  | -60 | dBc | Load VSWR $\leq 5.0$ :1 |
|  | Ruggedness with Load Mismatch ${ }^{3}$ |  |  | 10:1 |  | No permanent damage |
| Tc | Case Operating Temperature | -30 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| DC Characteristics |  |  |  |  |  |  |
| Iccq | Quiescent Current |  | 45 |  | mA | Vmode $\geq 2.0 \mathrm{~V}$ |
| Iref | Reference Current |  | 5 |  | mA | Po $\leq+27.5 \mathrm{dBm}$ |
| Icc(off) | Shutdown Leakage Current |  | 1 | 5 | $\mu \mathrm{A}$ | No applied RF signal |

Notes:

1. All parameters met at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+3.4 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2.85 \mathrm{~V}$ and load $\mathrm{VSWR} \leq 1.2: 1$, unless otherwise noted.
2. All phase angles
3. Guaranteed by design

## Recommended Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| f | Operating Frequency | 1850 |  | 1980 | MHz |
| $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}$ | Supply Voltage | 3.0 | 3.4 | 4.2 | V |
| $\mathrm{V}_{\text {ref }}$ | Reference Voltage Operating Shutdown | $\begin{gathered} 2.7 \\ 0 \end{gathered}$ | 2.85 | $\begin{aligned} & 3.1 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\mathrm{V}_{\text {mode }}$ | Bias Control Voltage Low-Power High-Power | $\begin{gathered} 1.8 \\ 0 \end{gathered}$ | 2.0 | $\begin{aligned} & 3.0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Pout | Linear Output Power (low-power) 1920-1980 MHz (high power) 1850-1910 MHz (high power) |  |  | $\begin{gathered} +16 \\ +28 \\ +27.5 \end{gathered}$ | dBm dBm dBm |
| $\mathrm{T}_{\mathrm{C}}$ | Case Operating Temperature | -30 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## Performance Data: 1920 to 1980 MHz

RMPA2265 3x3 WCDMA PA


RMPA2265 3x3 WCDMA PA


RMPA2265 3x3 WCDMA PA, Freq $=1.95 \mathrm{GHz}$



RMPA2265 3x3 WCDMA PA


RMPA2265 3x3 WCDMA PA


RMPA2265 3x3 WCDMA PA , Freq $=1.95 \mathrm{GHz}$


RMPA2265 3x3 WCDMA PA, Freq $=1.95 \mathrm{GHz}$


## Performance Data: 1850 to 1910 MHz



RMPA2265 3x3 WCDMA PA at US-PCS Freq Vcc=3.4V, Vref $=2.85 \mathrm{~V}$, Vmode $=0 \mathrm{~V}$, Pout $=27.5 \mathrm{dBm}$



RMPA2265 3x3 WCDMA PA at US-PCS Freq Vcc=3.4V, Vref=2.85V, Vmode=0V, Pout=27.5dBm


With the PA module in low-power mode (Vmode $=2.0 \mathrm{~V}$ ) at +16 dBm output power and supply voltages reduced from 3.4 V nominal down to 1.2 V , power-added efficiency is more than doubled from 9 percent to 25 percent $(\mathrm{Vcc}=1.2 \mathrm{~V})$ while maintaining a typical ACLR1 of -40 dBc and ACLR2 of less than -54 dBc . Operation at even lower levels of Vcc supply voltage are possible with a further restriction on the maximum RF output power.

## Efficiency Improvement Applications

In addition to high-power/low-power bias modes, the efficiency of the PA module can be significantly increased at backed-off RF power levels by dynamically varying the supply voltage (Vcc) applied to the amplifier. Since mobile handsets and power amplifiers frequently operate at 10-20 dB back-off, or more, from maximum rated linear power, battery life is highly dependent on the DC power consumed at antenna power levels in the range of 0 to +16 dBm . The reduced demand on transmitted RF power allows the PA supply voltage to be reduced for improved efficiency, while still meeting linearity requirements for WCDMA modulation with excellent margin. High-efficiency DC-DC converters are now available to implement switched-voltage operation.

## DC Turn On Sequence:

1. $\mathrm{Vcc} 1=\mathrm{Vcc} 2=3.4 \mathrm{~V}$ (typical)
2. $\mathrm{Vref}=2.85 \mathrm{~V}$ (typical)
3. High-Power: Vmode $=0 \mathrm{~V}$ (Pout $>16 \mathrm{dBm}$ ) Low-Power: Vmode $=2.0 \mathrm{~V}($ Pout $<16 \mathrm{dBm})$

## Evaluation Board Layout



Materials List

| Qty | Item No. | Part Number | Description | Vendor |
| :---: | :---: | :--- | :--- | :--- |
| 1 | 1 | G657691-1 V1 | PC Board | Fairchild |
| 2 | 2 | \#142-0701-841 | SMA Connector | Johnson |
| 7 | 3 | \#2340-5211TN | Terminals | 3M |
| Ref | 4 | F100003 | Assembly, RMPA2265 | Fairchild |
| 3 | 5 | GRM39X7R102K50V | 1000 pF Capacitor (0603) | Murata |
| 3 | $5($ Alt $)$ | ECJ-1VB1H102K | 1000 F Capacitor (0603) | Panasonic |
| 2 | 6 | C3216X5R1A335M | $3.3 \mu$ F Capacitor (1206) | TDK |
| 1 | 7 | GRM39Y5V104Z16V | $0.1 \mu$ F Capacitor (0603) | Murata |
| 1 | $7($ Alt $)$ | ECJ-1VB1C104K | $0.1 \mu$ F Capacitor (0603) | Panasonic |
| A/R | 8 | SN63 | Solder Paste | Indium Corp. |
| A/R | 9 | SN96 | Solder Paste | Indium Corp. |

## Evaluation Board Schematic



## Package Outline



Signal Description

| Pin \# | Signal Name | Description |
| :---: | :---: | :--- |
| 1 | Vcc1 | Supply Voltage to Input Stage |
| 2 | RF In | RF Input Signal |
| 3 | Vmode | High Power/Low Power Switch |
| 4 | Vref | Reference Voltage |
| 5 | GND | Ground |
| 6 | GND | Ground |
| 7 | RF Out | RF Output Signal |
| 8 | Vcc2 | Supply Voltage to Output Stage |
| 9 | GND | Ground |

## Applications Information

## CAUTION: THIS IS AN ESD SENSITIVE DEVICE.

Precautions to Avoid Permanent Device Damage:

- Cleanliness: Observe proper handling procedures to ensure clean devices and PCBs. Devices should remain in their original packaging until component placement to ensure no contamination or damage to RF, DC and ground contact areas.
- Device Cleaning: Standard board cleaning techniques should not present device problems provided that the boards are properly dried to remove solvents or water residues.
- Static Sensitivity: Follow ESD precautions to protect against ESD damage:
- A properly grounded static-dissipative surface on which to place devices.
- Static-dissipative floor or mat.
- A properly grounded conductive wrist strap for each person to wear while handling devices.
- General Handling: Handle the package on the top with a vacuum collet or along the edges with a sharp pair of bent tweezers. Avoiding damaging the RF, DC, and ground contacts on the package bottom. Do not apply excessive pressure to the top of the lid.
- Device Storage: Devices are supplied in heat-sealed, moisture-barrier bags. In this condition, devices are protected and require no special storage conditions. Once the sealed bag has been opened, devices should be stored in a dry nitrogen environment.


## Device Usage:

Fairchild recommends the following procedures prior to assembly.

- Dry-bake devices at $125^{\circ} \mathrm{C}$ for 24 hours minimum. Note: The shipping trays cannot withstand $125^{\circ} \mathrm{C}$ baking temperature.
- Assemble the dry-baked devices within 7 days of removal from the oven.
- During the 7-day period, the devices must be stored in an environment of less than $60 \%$ relative humidity and a maximum temperature of $30^{\circ} \mathrm{C}$
- If the 7-day period or the environmental conditions have been exceeded, then the dry-bake procedure must be repeated.


## Solder Materials \& Temperature Profile:

Reflow soldering is the preferred method of SMT attachment. Hand soldering is not recommended.

## Reflow Profile

- Ramp-up: During this stage the solvents are evaporated from the solder paste. Care should be taken to prevent rapid oxidation (or paste slump) and solder bursts caused by violent solvent out-gassing. A typical heating rate is $1-2^{\circ} \mathrm{C} / \mathrm{sec}$.
- Pre-heat/soak: The soak temperature stage serves two purposes; the flux is activated and the board and devices achieve a uniform temperature. The recommended soak condition is: $120-150$ seconds at $150^{\circ} \mathrm{C}$.
- Reflow Zone: If the temperature is too high, then devices may be damaged by mechanical stress due to thermal mismatch or there may be problems due to excessive solder oxidation. Excessive time at temperature can enhance the formation of inter-metallic compounds at the lead/board interface and may lead to early mechanical failure of the joint. Reflow must occur prior to the flux being completely driven off. The duration of peak reflow temperature should not exceed 10 seconds. Maximum soldering temperatures should be in the range 215$220^{\circ} \mathrm{C}$, with a maximum limit of $225^{\circ} \mathrm{C}$.
- Cooling Zone: Steep thermal gradients may give rise to excessive thermal shock. However, rapid cooling promotes a finer grain structure and a more crack-resistant solder joint. The illustration below indicates the recommended soldering profile.


## Solder Joint Characteristics:

Proper operation of this device depends on a reliable void-free attachment of the heat sink to the PWB. The solder joint should be $95 \%$ void-free and be a consistent thickness.

## Rework Considerations:

Rework of a device attached to a board is limited to reflow of the solder with a heat gun. The device should not be subjected to more than $225^{\circ} \mathrm{C}$ and reflow solder in the molten state for more than 5 seconds. No more than 2 rework operations should be performed.

Recommended Solder Reflow Profile


## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {™ }}$ | FAST ${ }^{\text {® }}$ | IntelliMAX ${ }^{\text {TM }}$ | POPTM | SPM ${ }^{\text {™ }}$ |
| :---: | :---: | :---: | :---: | :---: |
| ActiveArray ${ }^{\text {TM }}$ | FASTr ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | Power247 ${ }^{\text {TM }}$ | Stealth ${ }^{\text {TM }}$ |
| Bottomless ${ }^{\text {TM }}$ | FPS ${ }^{\text {TM }}$ | LittleFET ${ }^{\text {™ }}$ | PowerEdge ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {TM }}$ | FRFET ${ }^{\text {TM }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {™ }}$ | SuperSOT ${ }^{\text {TM }}$-3 |
| CROSSVOLT ${ }^{\text {TM }}$ | GlobalOptoisolator ${ }^{\text {TM }}$ | MicroFET ${ }^{\text {TM }}$ | PowerTrench ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {TM }}$-6 |
| DOME ${ }^{\text {™ }}$ | GTO ${ }^{\text {™ }}$ | MicroPak ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {TM }}$-8 |
| EcoSPARK ${ }^{\text {Tm }}$ | $\mathrm{HiSeC}^{\text {™ }}$ | MICROWIRE ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | SyncFET ${ }^{\text {TM }}$ |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {™ }}$ | $1^{2} C^{\text {TM }}$ | MSX ${ }^{\text {™ }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| EnSigna ${ }^{\text {TM }}$ | $i-L L^{\text {TM }}$ | MSXPro ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {TM }}$ |
| FACT ${ }^{\text {m }}$ | ImpliedDisconnect ${ }^{\text {TM }}$ | OCX ${ }^{\text {™ }}$ | RapidConfigure ${ }^{\text {TM }}$ | TruTranslation ${ }^{\text {TM }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ |  | OCXProtm | RapidConnect ${ }^{\text {TM }}$ | UHC ${ }^{\text {™ }}$ |
| Across the board. Around the world. ${ }^{\text {TM }}$ TThe Power Franchise ${ }^{\circledR}$ |  | OPTOLOGIC ${ }^{\text {® }}$ | $\mu$ SerDes ${ }^{\text {TM }}$ | UltraFET ${ }^{\text {® }}$ |
|  |  | OPTOPLANAR ${ }^{\text {TM }}$ | SILENT SWITCHER ${ }^{\text {® }}$ | UniFET ${ }^{\text {TM }}$ |
| Programmable Active Droop ${ }^{\text {TM }}$ |  | PACMAN ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {™ }}$ |

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHTTO MAKE CHANGES WITHOUT FURTHER NOTICE TOANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOTASSUME ANY LIABILITY ARISING OUT OF THEAPPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUTTHE EXPRESS WRITTEN APPROVALOF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or <br> In Design | This datasheet contains the design specifications for <br> product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and <br> supplementary data will be published at a later date. <br> Fairchild Semiconductor reserves the right to make <br> changes at any time without notice in order to improve <br> design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild <br> Semiconductor reserves the right to make changes at <br> any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product <br> that has been discontinued by Fairchild semiconductor. <br> The datasheet is printed for reference information only. |

